


Advance Information

TERMINAL ASSIGNMENT



24-Lead Dual-In-Line Package

CMOS Real-Time Clock Plus RAM

Features:

- Low-power, high-speed CMOS
- Internal time base and oscillator
- Counts seconds, minutes, and hours of the day
- Counts days of the week, date, month, and year
- 3 V to 6 V operation
- Time base input options: 4.194304 MHz, 1.048576 MHz, or 32.768 kHz
- Time base oscillator for parallel resonant crystals
- 40 to 200 μ W typical operating power at low frequency time base
- 4.0 to 20 mW typical operating power at high frequency time base


The CDP6818A Real-Time Clock plus RAM is a peripheral device which includes the unique MOTEL concept for use with various microprocessors, microcomputers, and larger computers. This part combines three unique features: a complete time-of-day clock with alarm and one hundred year calendar, a programmable periodic interrupt and square-wave generator, and 50 bytes of low-power static RAM. The CDP6818A uses high-speed CMOS technology to interface with 1 MHz processor buses, while consuming very little power.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS part (in an otherwise NMOS/TTL system) including all the common battery backed-up functions such as RAM, time, and calendar. Secondly, the CDP6818A may be used with a CMOS microprocessor to relieve the software of the timekeeping workload and to extend the available RAM of an MPU such as the CDP6805E2.

- Binary or BCD representation of time, calendar, and alarm
- 12- or 24-hour clock with AM and PM in 12-hour mode
- Daylight savings time option
- Automatic end of month recognition
- Automatic leap year compensation
- Microprocessor bus compatible
- Selectable between Motorola and competitor bus timing
- Multiplexed bus for pin efficiency
- Interfaced with software as 64 RAM locations
- 14 bytes of clock and control registers
- 50 bytes of general purpose RAM
- Status bit indicates data integrity
- Bus compatible interrupt signals (\overline{IRQ})
- Three interrupts are separately software maskable and testable
 - Time-of-day alarm, Once-per-second to Once-per-day
 - Periodic rates from 30.5 μ s to 500 ms
 - End-of-clock update cycle
- Programmable square-wave output signal
- Clock output may be used as microprocessor clock input at time base frequency $\div 1$ or $\div 4$



TERMINAL ASSIGNMENT



28-Lead Plastic Chip-Carrier Package (Q Suffix)

The CDP6818A is supplied in a 24-lead dual-in-line plastic package (E suffix), in a 24-lead dual-in-line side-braced ceramic package (D suffix) and in a 28-lead plastic chip carrier package (Q suffix).

CDP6818A




Fig. 1 - Block diagram.

92CS-42692

MAXIMUM RATINGS (Voltages referenced to V_{SS})

SUPPLY VOLTAGE, V _{DD}	-0.3 to +8.0 V
ALL INPUT VOLTAGE, V _{IN}	V _{SS} -0.5 to V _{DD} +0.5 V
CURRENT DRAIN PER PIN EXCLUDING V _{DD} and V _{SS} , I	10 mA
OPERATING TEMPERATURE RANGE, T _A = T _L to T _H	
CDP6818A	0 to 70°C
CDP6818AC	-40 to 85°C
STORAGE TEMPERATURE RANGE, T _{stg}	-55 to +150°C

THERMAL CHARACTERISTICS

THERMAL RESISTANCE, θ_{JA}

Plastic (E Suffix)	120°C/W
Ceramic (D Suffix)	50°C/W
Chip-Carrier (Q Suffix)*	80°C/W

* Printed-circuit board mount: 57 mm x 57 mm minimum area x 1.6 mm thick G10 epoxy glass, or equivalent.

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper

operation it is recommended that V_{IN} and V_{OUT} be constrained to the range V_{SS} ≤ (V_{IN} or V_{OUT}) ≤ V_{DD}. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

CDP6818A

DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 3 \text{ Vdc}$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H Unless Otherwise Noted)

CHARACTERISTIC	LIMITS		UNITS	
	MIN.	MAX.		
Frequency of Operation	f_{osc}	32.768	32.768	kHz
Output Voltage	V_{OL}	—	0.1	V
$I_{Load} < 10 \mu A$	V_{OH}	$V_{DD}-0.1$	—	
I_{DD} - Bus Idle CKOUT = f_{osc} , $C_L = 15 \text{ pF}$; SQW Disabled, $\overline{STBY} = 0.2 \text{ V}$; C_L (OSC2) = 10 pF $f_{osc} = 32.768 \text{ kHz}$	I_{DD3}	—	50	μA
I_{DD} - Quiescent $f_{osc} = \text{DC}$; OSC1 = DC; All Other Inputs = $V_{DD}-0.2 \text{ V}$; No Clock	I_{DD4}	—	50	μA
Output High Voltage ($I_{Load} = -0.25 \text{ mA}$, All Outputs)	V_{OH}	2.7	—	V
Output Low Voltage ($I_{Load} = 0.25 \text{ mA}$, All Outputs)	V_{OL}	—	0.3	V
Input High Voltage \overline{STBY} , AD0-AD7, DS, AS, R/\overline{W} , \overline{CS} RESET, CKFS, PS, OSC1 MOT	V_{IH}	2.1 2.5 V_{DD}	V_{DD} V_{DD} V_{DD}	V
Input Low Voltage \overline{STBY} , AD0-AD7, DS, AS, R/\overline{W} , \overline{CS} , CKFS, PS, RESET, OSC1 MOT	V_{IL}	V_{SS} V_{SS}	0.5 V_{SS}	V
Input Current AS, DS, R/\overline{W} MOT, OSC1, CE, \overline{STBY} , RESET, CKFS, PS	I_{in}	— —	± 10 ± 1	μA
Three-State Leakage IRQ, AD0-AD7	I_{TSL}	—	± 10	μA

DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$; $T_A = T_L$ to T_H Unless Otherwise Noted)

CHARACTERISTIC	LIMITS		UNITS	
	MIN.	MAX.		
Frequency of Operation	f_{osc}	32.768	4194.304	kHz
Output Voltage	V_{OL}	—	0.1	V
$I_{Load} < 10 \mu A$	V_{OH}	$V_{DD}-0.1$	—	
I_{DD} - Bus Idle (External Clock) CKOUT = f_{osc} , $C_L = 15 \text{ pF}$; SQW Disabled, $\overline{STBY} = 0.2 \text{ V}$; C_L (OSC2) = 10 pF $f_{osc} = 4.194304 \text{ MHz}$ $f_{osc} = 1.048516 \text{ MHz}$ $f_{osc} = 32.768 \text{ kHz}$	I_{DD1} I_{DD2} I_{DD3}	— — —	3 800 50	mA μA μA
I_{DD} - Quiescent $f_{osc} = \text{DC}$; OSC1 = DC; All Other Inputs = $V_{DD}-0.2 \text{ V}$; No Clock	I_{DD4}	—	50	μA
Output High Voltage ($I_{Load} = -1.6 \text{ mA}$, AD0-AD7, CKOUT) ($I_{Load} = -1.0 \text{ mA}$, SQW)	V_{OH}	4.1	—	V
Output Low Voltage ($I_{Load} = 1.5 \text{ mA}$, AD0-AD7, CKOUT) ($I_{Load} = 1.0 \text{ mA}$, IRQ and SQW)	V_{OL}	—	0.4	V
Input High Voltage \overline{STBY} , CFKS, AD0-AD7, DS, AS, R/\overline{W} , \overline{CS} , PS RESET OSC1 MOT	V_{IH}	$V_{DD}-2.0$ $V_{DD}-0.8$ $V_{DD}-1.0$ V_{DD}	V_{DD} V_{DD} V_{DD} V_{DD}	V
Input Low Voltage CKFS, PS, RESET, \overline{STBY} , AD0-AD7, DS, AS, R/\overline{W} , \overline{CS} , OSC1 MOT	V_{IL}	V_{SS} V_{SS}	0.8 V_{SS}	V
Input Current AS, DS, R/\overline{W} MOT, OSC1, CE, \overline{STBY} , RESET, CKFS, PS	I_{in}	— —	± 10 ± 1	μA
Three-State Leakage IRQ, AD0-AD7	I_{TSL}	—	± 10	μA


4

CDP6818A

BUS TIMING

IDENT. NO.	CHARACTERISTIC		V _{DD} = 3.0 V 50 pF LOAD		V _{DD} = 5.0 V ± 10% 1 TTL & 130 pF LOAD		UNITS
			MIN.	MAX.	MIN.	MAX.	
1	Cycle Time	t _{cy}	5000	—	953	dc	ns
2	Pulse Width, DS/E Low or RD/WR High	PW _{EL}	1000	—	300	—	ns
3	Pulse Width, DS/E High or RD/WR Low	PW _{EH}	1500	—	325	—	ns
4	Input Rise and Fall Time	t _r , t _f	—	100	—	30	ns
8	R/W Hold Time	t _{RWH}	10	—	10	—	ns
13	R/W Setup Time Before DS/E	t _{RWS}	200	—	80	—	ns
14	Chip Select Setup Time Before DS, WR, or RD	t _{CS}	200	—	25	—	ns
15	Chip Select Hold Time	t _{CH}	10	—	0	—	ns
18	Read Data Hold Time	t _{DHR}	10	1000	10	100	ns
21	Write Data Hold Time	t _{DHW}	100	—	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	t _{ASL}	200	—	50	—	ns
25	Muxed Address Hold Time	t _{AHL}	100	—	20	—	ns
26	Delay Time DS/E to AS/ALE Rise	t _{ASD}	500	—	50	—	ns
27	Pulse Width, AS/ALE High	PW _{ASH}	600	—	135	—	ns
28	Delay Time, AS/ALE to DS/E Rise	t _{ASED}	500	—	60	—	ns
30	Peripheral Output Data Delay Time from DS/E or RD	t _{DDR}	1300	—	20	240	ns
31	Peripheral Data Setup Time	t _{DSW}	1500	—	200	—	ns
32	STBY Setup Time Before AS/ALE Rise	t _{SBS}	20	—	20	—	ns
33	STBY Hold Time After AS/ALE Fall	t _{SBH}	100	—	50	—	ns

NOTE: Designations E, ALE, RD, and WR Refer to signals from alternative microprocessor signals.



92CS-42683

Fig. 2 - CDP6818A bus timing.

CDP6818A





Fig. 3 - Bus read timing competitor multiplexed bus.

92CS-42694



Note $V_{HIGH} = V_{DD} - 2.0\text{ V}$, $V_{LOW} = 0.8\text{ V}$, for $V_{DD} = 5.0\text{ V} \pm 10\%$ for outputs only
 $V_{HIGH} = 2.0\text{ V}$, $V_{LOW} = 0.5\text{ V}$, for $V_{DD} = 3.0\text{ V}$ for outputs only


92CS-42695

Fig. 4 - Bus write timing competitor multiplexed bus.

CDP6818A

TABLE 1 - SWITCHING CHARACTERISTICS ($V_{SS} = 0 \text{ Vdc}$, $T_A = T_L \text{ to } T_H$)


CHARACTERISTIC		$V_{DD} = 3.0 \text{ Vdc}$		$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$		UNITS
		MIN.	MAX.	MIN.	MAX.	
Oscillator Startup	t_{rc}	—	300	—	100	ms
Reset Pulse Width	t_{RWL}	25	—	5	—	μs
Reset Delay Time	t_{RLH}	25	—	5	—	μs
Power Sense Pulse Width	t_{PWL}	25	—	5	—	μs
Power Sense Delay Time	t_{PLH}	25	—	5	—	μs
$\overline{\text{TRQ}}$ Release from DS	t_{IRDS}	—	10	—	2	μs
$\overline{\text{IRQ}}$ Release from RESET	t_{IRR}	—	10	—	2	μs
VRT Bit Delay	t_{VRTD}	—	10	—	2	μs



NOTE $V_{HIGH} = V_{DD} - 2.0 \text{ V}$. $V_{LOW} = 0.8 \text{ V}$, for $V_{DD} = 5.0 \text{ V} \pm 10\%$

92CS-42696

Fig. 5 - $\overline{\text{IRQ}}$ release delay.



All Outputs Except OSC2 (See Figure 10)

92CS-42697

Fig. 6 - TTL equivalent test load.

CDP6818A





Fig. 7 - Power-up.

92CS-42698

4



① The VRT bit is set to a "1" by reading Register d. The VRT bit can only be cleared by pulling the PS pin low (see REGISTER D (#0D)).

92CS-42699

Fig. 8 - Conditions that clear VRT bit.

CDP6818A

SIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major internal functions of the CDP6818A Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

V_{DD} , V_{SS}

DC power is provided to the part on these two pins V_{DD} being the more positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

MOT - MOTEL

The MOT pin offers flexibility when choosing bus type. When tied to V_{DD} , GE/RCA timing is used. When tied to V_{SS} , competitor timing is used. The MOT pin must be hardwired to the V_{DD} or V_{SS} supply and cannot be switched during operation of the CDP6818A.

OSC1, OSC2 - Time Base, Inputs

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 KHz may be connected to OSC1 as shown in Figure 9. The internal time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant AT cut crystal at 4.194304 MHz, 1.048576 MHz or 32.768 kHz frequencies. The crystal connections are shown in Figure 10 and the crystal characteristics in Figure 11.

CKOUT - Clock Out, Output

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

CKFS - Clock Out Frequency Select, Input

When the CKFS pin is tied to V_{DD} , it causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is tied to V_{SS} , CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

TABLE 2 - CLOCK OUTPUT FREQUENCIES

TIME BASE (OSC1) FREQUENCY	CLOCK FREQUENCY SELECT PIN (CKFS)	CLOCK FREQUENCY OUTPUT PIN (CKOUT)
4.194304 MHz	High	4.194304 MHz
4.194304 MHz	Low	1.048576 MHz
1.048576 MHz	High	1.048576 MHz
1.048576 MHz	Low	262.144 KHz
32.768 kHz	High	32.768 kHz
32.768 KHz	Low	8.192 KHz

SQW - Square Wave, Output

The SQW pin can output a signal from one of the 15 taps provided by the 22 internal-divider stages. The frequency of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using the SQWE bit in Register B.

AD0-AD7 - Multiplexed Bidirectional Address/Data Bus

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6818A since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6818A latches the address from AD0 to AD5. Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the CDP6818A outputs eight bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to the high-impedance state) when DS falls in the 6800 type or \overline{RD} rises in the other case.

AS - Multiplexed Address Strobe, Input

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the CDP6818A.

DS - Data Strobe or Read, Input

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and $\phi 2$ ($\phi 2$ clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second MOTEL interpretation of DS is that of \overline{RD} , \overline{MEMR} , or $\overline{I/OR}$ emanating from the competitor type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

R/ \overline{W} - Read/Write, Input

The MOTEL circuit treats the R/ \overline{W} pin in one of two ways. When a 6800 type processor is connected, R/ \overline{W} is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/ \overline{W} while DS is high, whereas a write cycle is a low on R/ \overline{W} during DS.

The second interpretation of R/ \overline{W} is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/OW}$ from competitor type processors. The MOTEL circuit in this mode gives R/ \overline{W} pin the same meaning as the write (\overline{W}) pulse on many generic RAMS.

\overline{CS} - Chip Select, Input

The chip-select (\overline{CS}) signal must be asserted (low) for a bus cycle in which the CDP6818A is to be accessed. \overline{CS} is not latched and must be stable during DS and AS (6800 type of MOTEL) and during \overline{RD} and \overline{WR} . Bus cycles which take place without asserting \overline{CS} cause no actions to take place within the CDP6818A. When \overline{CS} is not used, it should be grounded. (See Figure 20).

CDP6818A





Fig. 9 - External time-base connection.



*32.768 kHz Only — Consult Crystal Manufacturer's Specification

Fig. 10 - Crystal oscillator connection.




Fig. 11 - Crystal parameters.

f_{osc}	4.194304 MHz	1.048576 MHz	32.768 kHz
RS (Maximum)	75 Ω	700 Ω	50 k
C0 (Maximum)	7 pF	5 pF	1.7 pF
C1	0.012 pF	0.008 pF	0.003 pF
Q	50 k	35 k	30 k
C_{in}/C_{out}	15-30 pF	15-40 pF	10-22 pF
R	—	—	300-470 k
R_f	10 M	10 M	22 M

4

CDP6818A

IRQ - Interrupt Request, Output

The $\overline{\text{IRQ}}$ pin is an active low output of the CDP6818A that may be used as an interrupt input to a processor. The $\overline{\text{IRQ}}$ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the $\overline{\text{IRQ}}$ pin, the processor program normally reads Register C. The $\overline{\text{RESET}}$ pin also clears pending interrupts.

When no interrupt conditions are present, the $\overline{\text{IRQ}}$ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an $\overline{\text{IRQ}}$ bus with one pullup at the processor.

RESET - RESET, Input

The $\overline{\text{RESET}}$ pin does not affect the clock, calendar, or RAM functions. On powerup, the $\overline{\text{RESET}}$ pin must be held low for the specified time, t_{PLH} , in order to allow the power supply to stabilize. Figure 12 shows a typical representation of the $\overline{\text{RESET}}$ pin circuit.

When $\overline{\text{RESET}}$ is low the following occurs:

- Periodic Interrupt Enable (PIE) bit is cleared to zero,
- Alarm Interrupt Enable (AIE) bit is cleared to zero,
- Alarm Interrupt Enable (AIE) bit is cleared to zero,
- Update ended Interrupt Flag (UF) bit is cleared to zero,
- Interrupt Request status Flag (IRQF) bit is cleared to zero,
- Periodic Interrupt Flag (PF) bit is cleared to zero,
- The part is not accessible.
- Alarm Interrupt Flag (AF) bit is cleared to zero,
- $\overline{\text{IRQ}}$ pin is in high-impedance state, and
- Square Wave output Enable (SQWE) bit is cleared to zero.

STBY - Stand-by


The $\overline{\text{STBY}}$ pin, when active, prevents access to the CDP6818A making it ideal for battery back-up applications. Stand-by operation incorporates a transparent latch. After data strobe (DS) goes low ($\overline{\text{RD}}$ or $\overline{\text{WR}}$ rises), $\overline{\text{STBY}}$ is recognized as a valid signal.

The $\overline{\text{STBY}}$ signal is totally asynchronous. Its transparent latch is opened by the falling edge of DS (rising edge of $\overline{\text{RD}}$ or $\overline{\text{WR}}$) and clocked by the rising edge of AS (ALE). Therefore, for $\overline{\text{STBY}}$ to be recognized, DS and AS should occur in pairs. When $\overline{\text{STBY}}$ goes low before the falling edge of DS (rising edge of $\overline{\text{WR}}$ or $\overline{\text{RD}}$), the current cycle is completed at that edge and the next cycle will not be executed.

PS - Power Sense, Input

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register D. When the PS pin is low the VRT bit is cleared to zero.

When using the VRT feature during powerup, the PS pin must be externally held low for the specified t_{PLH} time. As power is applied, the VRT bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. PS must go high after powerup to allow the VRT bit to be set by a read of register D.




D1 = D2 = D3 = 1N4148 or Equivalent

Note If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet V_{IN} requirements

92CS-42703

Fig. 12 - Typical power-up delay circuit for reset.



D1 = D2 = 1N4148 or Equivalent

92CS-42704

Fig. 13 - Typical power-up delay circuit for power sense.

Power-Down Considerations

In most systems, the CDP6818A must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power consumption, and ensure hardware reliability.

The stand-by (\overline{STBY}) pin controls all bus inputs (R/W, DS, AS, AD0-AD7) \overline{STBY} , when negated, disallows any unintended modification of the RTC data by the bus. \overline{STBY} also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.

During and after the power source conversion, the V_{IN} maximum specification must never be exceeded. Failure to meet the V_{IN} maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.

Address Map

Figure 14 shows the address map of the CDP6818A. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except for the following: 1) Registers C and D are read only, 2) bit 7 of Register A is read only, and 3) the high-order bit of the seconds byte is read only. The contents of four control and status registers (A, B, C, and D) are described in **REGISTERS**.

Time, Calendar, and Alarm Locations

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time,

calendar, and alarm bytes may be either binary or binary-coded decimal (BCD).

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.

Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or 0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hours byte represent PM when it is a "1".

The time, calendar, and alarm bytes are not always accessible by the processor program. Once per second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248 μ s at the 4.194304 MHz and 1.048567 MHz time bases and 1948 μ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.

The three alarm bytes may be used in two ways. First, when the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The second usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from CO to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.




Fig. 14 - Address map.

92CS-42705

CDP6818A

TABLE 3 - TIME, CALENDAR, AND ALARM DATA MODES

ADDRESS LOCATION	FUNCTION	DECIMAL RANGE	RANGE		EXAMPLE *	
			BINARY DATA MODE	BCD DATA MODE	BINARY DATE MODE	BCD DATA MODE
0	Seconds	0-59	\$00-\$3B	\$00-\$59	15	21
1	Seconds Alarm	0-59	\$00-\$3B	\$00-\$59	15	21
2	Minutes	0-59	\$00-\$3B	\$00-\$59	3A	58
3	Minutes Alarm	0-59	\$00-\$3B	\$00-\$59	3A	58
4	Hours (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
5	Hours Alarm (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours Alarm (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
6	Day of the Week Sunday = 1	1-7	\$01-\$07	\$01-\$07	05	05
7	Date of the Month	1-31	\$01-\$1F	\$01-\$31	0F	15
8	Month	1-12	\$01-\$0C	\$01-\$12	02	02
9	Year	0-99	\$00-\$63	\$00-\$99	4F	79

* Example: 5:58:21 Thursday 15 February 1979 (time is AM)

Static CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the CDP6818A. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional CDP6818As may be included in the system. The time/calendar functions may be disabled by holding the DV0-DV2 dividers, in Register A, in the reset state by setting the SET bit in Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. The high-order bit of the seconds byte, bit 7 or Register A, and all bits of Register C and D cannot effectively be used as general purpose RAM.

Interrupts

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to 30.517 μ s. The update-ended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to an interrupt-enable bit permits

that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the IRQ pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs, a flag bit is set to a "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held after the read cycle. One, two or three flag bits may be found to be set when Register C is used. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the

corresponding interrupt-enable bit is also set, the $\overline{\text{IRQ}}$ pin is asserted low. $\overline{\text{IRQ}}$ is asserted as long as at least one of the three interrupt sources has its flag and enables bits both set. The IRQF bit in Register C is a "1" whenever the $\overline{\text{IRQ}}$ pin is being driven low.

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register C clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

Divider Stages

The CDP6818A has 22 binary-divider stages following the time base as shown in Figure 1. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DV0) in Register A.

Divider Control

The divider-control bits have three uses, as shown in Table 4. Three usable operating time bases may be selected (4.194304 MHz, 1.048576 MHz, or 32.768 kHz). The divider chain may be held at reset, which allows precision setting of the time, when the divider is changed from reset to an operating time base, the first update cycle is one-half second later. The divider-control bits are also used to facilitate testing the CDP6818A.

Square-Wave Output Selection

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal at the SQW pin. The RS0-RS3 bits in Register A establish the square-wave frequency as listed in Table 5. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave output selection bits, or the SQWE output-enable bit may generate an asymmetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

Periodic Interrupt Selection

The periodic interrupt allows the $\overline{\text{IRQ}}$ pin to be triggered from once every 500 ms to once every 30.517 μs . The periodic interrupt is separate from the alarm interrupt which may be output from once per second to once per day.

Table 5 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit in Register B. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits or bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

Update Cycle

The CDP6818A executes an update cycle once per second, assuming one of the proper time bases is in place, the DV0-DV2 divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the second byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes 248 μs while a 32.768 kHz time base update cycle takes 1984 μs . During the update cycle, the time, calendar, and alarm bytes are not accessible by the processor program. The CDP6818A protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete, the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods, it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transferred to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once per second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins 244 μs later. Therefore, if a low is read on the UIP bit, the user has at least 244 μs before the time/calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the time needed to reach valid time/calendar data to exceed 244 μs .

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit in Register C (see Figure 15). Periodic interrupts that occur at a rate of greater than $t_{\text{bauc}} + t_{\text{uc}}$ allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within $(T_{\text{PI}} \div 2) + t_{\text{bauc}}$ to ensure that data is not read during the update cycle.

To properly setup the internal counters for daylight savings time operation, the user must set the time at least two seconds before the rollover will occur. Likewise, the time must be set at least two seconds before the end of the 29th or 30th day of the month.

CDP6818A


TABLE 4 - DIVIDER CONFIGURATIONS

TIME-BASE FREQUENCY	DIVIDER BITS REGISTER A			OPERATION MODE	DIVIDER RESET	BYPASS FIRST N-DIVIDER BITS
	DV2	DV1	DV0			
4.194304 MHz	0	0	0	Yes	—	N = 0
1.048576 MHz	0	0	1	Yes	—	N = 2
32.768 kHz	0	1	0	Yes	—	N = 7
Any	1	1	0	No	Yes	—
Any	1	1	1	No	Yes	—

Note: Other combinations of divider bits are used for test purposes only.

TABLE 5 - PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

SELECT BITS REGISTER A				4.194304 or 1.048576 MHz TIME BASE		32.768 kHz TIME BASE	
RS3	RS2	RS1	RS0	PERIODIC INTERRUPT RATE t_{PI}	SQW OUTPUT FREQUENCY	PERIODIC INTERRUPT RATE t_{PI}	SQW OUTPUT FREQUENCY
0	0	0	0	None	None	None	None
0	0	0	1	30.517 μ s	32.768 kHz	3.90625 ms	256 Hz
0	0	1	0	61.035 μ s	16.384 kHz	7.8125 ms	128 Hz
0	0	1	1	122.070 μ s	8.192 kHz	122.070 μ s	8.192 kHz
0	1	0	0	244.141 μ s	4.096 kHz	244.141 μ s	4.096 kHz
0	1	0	1	488.281 μ s	2.048 kHz	488.281 μ s	2.048 kHz
0	1	1	0	976.562 μ s	1.024 kHz	976.562 μ s	1.024 kHz
0	1	1	1	1.953125 ms	512 Hz	1.953125 ms	512 Hz
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz
1	1	1	0	250 ms	4 Hz	250 ms	4 Hz
1	1	1	1	500 ms	2 Hz	500 ms	2 Hz



t_{PI} = Periodic Interrupt Time Interval (500 ms, 250 ms, 125 ms, 62.5 ms, etc. per Table 5)

t_{UC} = Update Cycle Time (248 μ s or 1984 μ s)

t_{BUC} = Delay Time Before Update Cycle (244 μ s)

92CS-42706

Fig. 15 - Update-ended and periodic interrupt relationship.

CDP6818A

REGISTERS

The CDP6818A has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

REGISTER A (\$0A)

MSB							LSB
b7	b6	b5	b4	b3	b2	b1	b0
UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0

Read/Write Register except UIP

UIP

The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1", the update cycle is in progress or will soon begin. When UIP is a "0", the update cycle is not in progress and will not be for at least 244 μ s (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero — it is not in transition. The UIP bit is read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" inhibits any update cycle and then clears the UIP status bit.

TABLE 6 - UPDATE CYCLE TIMES

UIP BIT	TIME BASE (OSC1)	UPDATE CYCLE TIME (t_{uc})	MINIMUM TIME BEFORE UPDATE CYCLE (t_{euc})
1	4.194304 MHz	248 μ s	—
1	1.048576 MHz	248 μ s	—
1	32.768 kHz	1984 μ s	—
0	4.194304 MHz	—	244 μ s
0	1.048576 MHz	—	244 μ s
0	32.768 kHz	—	244 μ s

DV2, DV1, DV0

Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of 4.194304 MHz, 1.048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed, the first update cycle begins one-half second later. These three read/write bits are not affected by RESET.

RS3, RS2, RS1, RS0

The four rate selection bits select one of 15 tapes on the 22-stage divider, or disable the divider output. The tap selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RESET.

REGISTER B (\$0B)

MSB							LSB
b7	b6	b5	b4	b3	b2	b1	b0
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE

Read/Write Register

SET

When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is a read/write bit which is not modified by RESET or internal functions of the CDP6818A.

PIE

The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit in Register C to cause the IRQ pin to be driven low. A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Register A. A zero in PIE blocks IRQ from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by an internal CDP6818A functions, but is cleared to "0" by a RESET.

AIE

The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) bit in Register C to assert IRQ. An alarm interrupt occurs for each second that the three times bytes equal the three alarm bytes (including a "don't care" alarm code by binary 11XXXX). When the AIE bit is a "0", the AF bit does not initiate an IRQ signal. The RESET pin clears AIE to "0". The internal functions do not affect the AIE bit.

UIE

The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flag (UF) bit in Register C to assert IRQ. The RESET pin going low or the SET bit going high clears the UIE bit.

SQWE

When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the frequency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the RESET pin. SQWE is a read/write bit.

DM

The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RESET. A "1" in DM signifies binary data, while a "0" in DM specifies binary-coded-decimal (BCD) data.

24/12

The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by software.



CDP6818A

DSE

The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or reset.

REGISTER C (\$0C)

MSB							LSB	Read-Only Register
b7	b6	b5	b4	b3	b2	b1	b0	
IRQF	PF	AF	UF	0	0	0	0	

IRQF

The interrupt request flag (IRQF) is set to a "1" when one or more of the following are true:

PF=PIE="1"

AF=AIE="1"

UF=UIE="1"

i.e., $IRQF = PF \cdot PIE + AF \cdot AIE + UF \cdot UIE$

Any time the IRQF bit is a "1", the \overline{IRQ} pin is driven low. All flag bits are cleared after Register C is read by the program or when the RESET pin is low.

PF

The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an \overline{IRQ} signal and sets the IRQF bit when PIE is also a "1". The PF bit is cleared by a RESET or a software read of Register C.

AF

A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the \overline{IRQ} pin to go low, and a "1" to appear in the IRQF bit, when the AIE bit also is a "1". A RESET or a read of Register C clears AF.

UF

The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the IRQF bit to be a "1", asserting \overline{IRQ} . UF is cleared by a Register C read or a RESET.

b3 to b0

The unused bits of Status Register 1 are read as "0's". They can not be written.

REGISTER D (\$0D)

MSB							LSB	Read-Only Register
b7	b6	b5	b4	b3	b2	b1	b0	
VRT	0	0	0	0	0	0	0	

VRT

The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read only bit which is not modified by the RESET pin. The VRT bit can only be set by reading Register D.

b6 to b0

The remaining bits of Register D are unused. They cannot be written, but are always read as "0's."

TYPICAL INTERFACING

The CDP6818A is best suited for use with microprocessors which generate an address-then-data multiplexed bus. Figures 16 and 17 show typical interfaces to bus-compatible processors. These interfaces assume that the address decoding can be done quickly. However, if standard metalgate CMOS gates are used, the CS setup time may be violated. Figure 18 illustrates an alternative method of chip selection which will accommodate such slower decoding.

The CDP6818A can be interfaced to single-chip microcomputers (MCU) by using eleven port lines as shown in Figure 19. Non-multiplexed bus microprocessors can be interfaced with additional support.

There is one method of using the multiplexed bus CDP6818A with non-multiplexed bus processors. The interface uses available bus control signals to multiplex the address and data bus together.

An example using either the MC6800, MC6802, MC6808, or MC6809 microprocessor is shown in Figure 20. When the CDP6818A is I/O mapped as shown in Figure 19 and 20, the AS and DS inputs should be left in a low state when the part is not being accessed. Refer to the STBY pin description for the conditions which must be met before STBY can be recognized.

Figure 21 illustrates the subroutines which may be used for data transfers in a non-multiplexed system. The subroutines should be entered with the registers containing the following data:

Accumulator A: The address of the RTC to be accessed.

Accumulator B: Write: The data to be written.

Read: The data read from the RTC.

The RTC is mapped to two consecutive memory locations — RTC and RTC + 1 as shown in Figure 20.

CDP6818A




Fig. 16 - CDP6818A interfaced with Motorola compatible multiplexed bus microprocessors.






Fig. 17 - CDP6818A interfaced with competitor compatible multiplexed bus microprocessors.

CDP6818A



92CS-42709

Fig. 18 - CDP6818A interfaced with CDP6805E2 CMOS multiplexed microprocessor with slow addressing decoding.



NOTE CS can be controlled by a port pin (if available)

92CS-42710

Fig. 19 - CDP6818A interfaced with the ports of A typical single chip microcomputer.

CDP6818A




Fig. 20 - CDP6818A interfaced with Motorola Processors.

READ	STA LDAB RTS	RTC RTC + 1	Generate AS and Latch Data from ACCA Generate DS and Get Data
WRITE	STA STAB RTS	RTC RTC + 1	Generate AS and Latch Data from ACCA Generate DS and Store Data

Fig. 21 - Subroutine for reading and writing the CDP6818A with a non-multiplexed bus.