


## CDP6853

Product Preview



TERMINAL ASSIGNMENT

## CMOS Asynchronous Communications Interface Adapter (ACIA) with MOTEL Bus

### Features:

- Compatible with 8-bit microprocessors
- Multiplexed Address/Data Bus (MOTEL Bus)
- Full duplex operation with buffered receiver and transmitter
- Data set/modem control functions
- Internal baud rate generator with 15 programmable baud rates (50 to 19,200)
- Operates at baud rates up to 250,000 via proper crystal or clock selection

The RCA-CDP6853 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

The CDP6853 has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or at 1/16 times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at 1/16 times an external clock rate. The CDP6853 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd, or no parity; 1, 1½, or 2 stop bits.

The CDP6853 is designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit the CPU to easily select the CDP6853 operating modes and data checking parameters and determine operational status.

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the  $\overline{\text{RTS}}$  line, receiver interrupt control, and the state of the  $\overline{\text{DTR}}$  line.

The Control Register controls the number of stop bits, word length, receiver clock source, and baud rate.

The Status Register indicates the states of the  $\overline{\text{TRQ}}$ ,  $\overline{\text{DSR}}$ , and  $\overline{\text{DCD}}$  lines, Transmitter and Receiver Data Registers, and Overrun, Framing and Parity Error conditions.

- Program-selectable internally or externally controlled receiver rate
- Programmable word lengths, number of stop bits, and parity bit generation and detection
- Programmable interrupt control
- Program reset
- Program-selectable serial echo mode
- Two chip selects
- One chip enable
- Single 3V to 6V power supply
- Full TTL compatibility
- 4-MHz, 2-MHz, or 1-MHz operation (CDP6853-4, CDP6853-2, CDP6853-1, respectively)

The Transmitter and Receiver Data Registers are used for temporary data storage by the CDP6853 Transmit and Receiver circuits.

The MOTEL Bus allows interfacing to 6805 and 8085 type multiplexed address data bus.

The CDP6853-1, CDP6853-2, and CDP6853-4 are capable of interfacing with microprocessors with cycle times of 1-MHz, 2-MHz, and 4-MHz, respectively.

The CDP6853 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 28-lead, dual-in-line plastic (E suffix) packages.

**MAXIMUM RATINGS, Absolute-Maximum Values:**

|                                                                                    |                                                     |
|------------------------------------------------------------------------------------|-----------------------------------------------------|
| DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )<br>(Voltage referenced to $V_{SS}$ terminal) | -0.5 to +7 V                                        |
| INPUT VOLTAGE RANGE, ALL INPUTS                                                    | -0.5 to $V_{DD}$ +0.5 V                             |
| DC INPUT CURRENT, ANY ONE INPUT                                                    | $\pm 10$ mA                                         |
| POWER DISSIPATION PER PACKAGE ( $P_D$ ):                                           |                                                     |
| For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)                            | 500 mW                                              |
| For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)                            | Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW |
| For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)                           | 500 mW                                              |
| For $T_A = +100$ to $125^\circ\text{C}$ (PACKAGE TYPE D)                           | Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR                                           |                                                     |
| For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$              | 100 mW                                              |
| OPERATING-TEMPERATURE RANGE ( $T_A$ ):                                             |                                                     |
| PACKAGE TYPE D                                                                     | -55 to $+125^\circ\text{C}$                         |
| PACKAGE TYPE E                                                                     | -40 to $+85^\circ\text{C}$                          |
| STORAGE-TEMPERATURE RANGE ( $T_{stg}$ )                                            | -65 to $+150^\circ\text{C}$                         |
| LEAD TEMPERATURE (DURING SOLDERING):                                               |                                                     |
| At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max.      | $+265^\circ\text{C}$                                |

**RECOMMENDED OPERATING CONDITIONS at  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$** 

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC             | LIMITS   |          | UNITS |
|----------------------------|----------|----------|-------|
|                            | Min.     | Max.     |       |
| DC Operating Voltage Range | 3        | 6        | V     |
| Input Voltage Range        | $V_{SS}$ | $V_{DD}$ |       |

4

**STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5\text{ V} \pm 5\%$** 

| CHARACTERISTIC                                                                                                                           |           | LIMITS   |      |           | UNITS         |
|------------------------------------------------------------------------------------------------------------------------------------------|-----------|----------|------|-----------|---------------|
|                                                                                                                                          |           | Min.     | Typ. | Max.      |               |
| Quiescent Device Current                                                                                                                 | $I_{DD}$  | —        | 50   | 200       | $\mu\text{A}$ |
| Output Low Current (Sinking): $V_{OL} = 0.4\text{ V}$<br>(D0-D7, TxD, RxC, RTS, DTR, IRQ)                                                | $I_{OL}$  | 1.6      | —    | —         | mA            |
| Output High Current (Sourcing): $V_{OH} = 4.6\text{ V}$<br>(D0-D7, TxD, RxC, RTS, DTR)                                                   | $I_{OH}$  | -1.6     | —    | —         | mA            |
| Output Low Voltage: $I_{LOAD} = 1.6\text{ mA}$<br>(D0-D7, TxD, RxC, RTS, DTR, IRQ)                                                       | $V_{OL}$  | —        | —    | 0.4       | V             |
| Output High Voltage: $I_{LOAD} = -1.6\text{ mA}$<br>(D0-D7, TxD, RxC, RTS, DTR)                                                          | $V_{OH}$  | 4.6      | —    | —         | V             |
| Input Low Voltage                                                                                                                        | $V_{IL}$  | $V_{SS}$ | —    | 0.8       | V             |
| Input High Voltage<br>(Except XTLI and XTLO)                                                                                             | $V_{IH}$  | 2        | —    | $V_{DD}$  | V             |
| (XTLI and XTLO)                                                                                                                          |           | 3        | —    | $V_{DD}$  |               |
| Input Leakage Current: $V_{IN} = 0$ to $5\text{ V}$<br>( $\overline{R/W}$ , $\overline{RES}$ , CS0, CS1, CE, DS, AS, CTS, RxD, DCD, DSR) | $I_{IN}$  | —        | —    | $\pm 1$   | $\mu\text{A}$ |
| Input Leakage Current for High Impedance State (D0-D7)                                                                                   | $I_{TSI}$ | —        | —    | $\pm 1.2$ | $\mu\text{A}$ |
| Output Leakage Current (off state): $V_{OUT} = 5\text{ V}$ (IRQ)                                                                         | $I_{OFF}$ | —        | —    | 2         | $\mu\text{A}$ |
| Input Capacitance (except XTLI and XTLO)                                                                                                 | $C_{IN}$  | —        | —    | 10        | pF            |
| Output Capacitance                                                                                                                       | $C_{OUT}$ | —        | —    | 10        | pF            |

# CDP6853

## CDP6853 INTERFACE REQUIREMENTS

This section describes the interface requirements for the CDP6853 ACIA. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pin-out configuration for the CDP6853.




Fig. 1 - CDP6853 interface diagram.

### MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

#### RES (Reset) (4)

During system initialization a low on the  $\overline{RES}$  input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the  $\overline{DSR}$  and  $\overline{DCD}$  lines, and the transmitter Empty bit, which will be set. A hardware reset is required after power-up.

#### R/W (Read/Write) (1)

The MOTEL circuit treats the  $\overline{R/W}$  pin in one of two ways. When a 6805 type processor is connected,  $\overline{R/W}$  is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on  $\overline{R/W}$  while DS is high, whereas a write cycle is a low on  $\overline{R/W}$  during DS.

The second interpretation of  $\overline{R/W}$  is as a negative write pulse,  $\overline{WR}$ ,  $\overline{MEMW}$ , and  $\overline{IOW}$  from competitor type processors. The MOTEL circuit in this mode gives  $\overline{R/W}$  pin the same meaning as the write ( $\overline{W}$ ) pulse on many generic RAMs.

#### $\overline{IRQ}$ (Interrupt Request) (26)

The  $\overline{IRQ}$  pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common  $\overline{IRQ}$  microprocessor input. Normally a high level,  $\overline{IRQ}$  goes low when an interrupt occurs.

#### D2-D7 (Data Bus) (20-25)

The D2-D7 pins are the eight data lines used to transfer data between the processor and the CDP6853. These lines are bi-directional and are normally high-impedance except during Read cycles when the CDP6853 is selected.

#### CE, CS0, $\overline{CS1}$ (Chip Selects) (2,3,13)

The two chip select and the one chip enable inputs are normally connected to the processor address lines either directly or through decoders. The CDP6853 is selected when CS0 is high,  $\overline{CS1}$  is low, and CE is high.

#### AD0, AD1 (Multiplexed Bidirectional Address/Data Bits) (18,19)

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6853 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6853 latches the address from AD0 to AD1. Valid write data must be presented and held stable during the latter portion of the DS or  $\overline{WR}$  pulses. In a read cycle, the CDP6853 outputs 8 bits of data during the latter portion of the DS or  $\overline{RD}$  pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or  $\overline{RD}$  rises in the other case. The following table shows internal register select coding:

TABLE I

| AD1 | AD0 | Write                                   | Read                   |
|-----|-----|-----------------------------------------|------------------------|
| 0   | 0   | Transmit Data Register                  | Receiver Data Register |
| 0   | 1   | Programmed Reset (Data is "Don't Care") | Status Register        |
| 1   | 0   | Command Register                        |                        |
| 1   | 1   | Control Register                        |                        |

Only the Command and Control registers are read/write. The programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset ( $\overline{RES}$ ); these differences are shown in Figs. 4, 5, and 6.

### ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

#### XTLI, XTLO (Crystal Pins) (6,7)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

#### TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

# CDP6853

## CDP6853 INTERFACE REQUIREMENTS (Cont'd)

### RxD (Receive Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

### RxC (Receive Clock) (5)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

### RTS (Request to Send) (8)

The  $\overline{\text{RTS}}$  output pin is used to control the modem from the processor. The state of the  $\overline{\text{RTS}}$  pin is determined by the contents of the Command Register.

### CTS (Clear to Send) (9)

The CTS input pin is used to control the transmitter operation. The enable state is with  $\overline{\text{CTS}}$  low. The transmitter is automatically disabled if  $\overline{\text{CTS}}$  is high.

### DTR (Data Terminal Ready) (11)

This output pin is used to indicate the status of the CDP6853 to the modem. A low on  $\overline{\text{DTR}}$  indicates the CDP6853 is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

### DSR (Data Set Ready) (17)

The  $\overline{\text{DSR}}$  input pin is used to indicate to the CDP6853 the status of the modem. A low indicates the "ready" state and a high, "not-ready".

### DCD (Data Carrier Detect) (16)

The  $\overline{\text{DCD}}$  input pin is used to indicate to the CDP6853 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

### DS (Data Strobe or Read) (27)

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and  $\phi 2$  ( $\phi 2$  clock). During read cycles, DS signifies the time that the ACIA is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the ACIA to latch the written data.

The second MOTEL interpretation of DS is that of  $\overline{\text{RD}}$ ,  $\overline{\text{MEMR}}$ , or  $\overline{\text{I/OR}}$  emanating from an 8085 type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6853 latches the state of the DS pin on the falling edge of AS/ALE. When the 6800 mode of MOTEL is desired DS must be low during AS/ALE, which is the case with the CDP6805 family of multiplexed bus processors. To insure the 8085 mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

### AS (Multiplexed Address Strobe) (15)

A positive-going multiplexed address strobe pulse serves to demultiplex AD0 and AD1. The falling edge of AS or ALE causes the address to be latched within the CDP6853. The automatic MOTEL circuitry in the CDP6853 also latches the state of the DS pin with the falling edge of AS or ALE.

## MOTEL

The MOTEL circuit is a new concept that permits the CDP6853 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus microprocessors.

Practically all microprocessors interface with one of two synchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry-standard bus structure is now available. The MOTEL concept is shown logically in Fig. 2.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and R/W are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of R/W. With 8085 Family buses, the inversion of RD and WR create functionally identical internal read and write enable signals.

The CDP6853 automatically selects the processor type by using AS/ALE to latch the state of the DS/RD pin. Since DS is always low and RD is always high during AS and ALE, the latch automatically indicates which processor type is connected.




Fig. 2 - Functional diagram of MOTEL circuit.

## CDP6853

## CDP6853 INTERNAL ORGANIZATION

This section provides a functional description of the CDP6853. A block diagram of the CDP6853 is presented in Fig. 3.




Fig. 3 - Internal organization.

### DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/W line is high and the chip is selected, the Data Bus Buffer passes the data to the system data lines from the CDP6853 internal data bus. When the R/W line is low and the chip is selected, the Data Bus Buffer writes the data from the system data bus to the internal data bus.

### INTERRUPT LOGIC

The Interrupt Logic will cause the  $\overline{IRQ}$  line to the microprocessor to go low when conditions are met that require the attention of the microprocessor. The conditions which can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect ( $\overline{DCD}$ ) logic and the Data Set Ready ( $\overline{DSR}$ ) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

### I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal data bus and the direction of the transfer to or from the register.

The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table I, previously.

### TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data

Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system  $\phi 2$  clock input. The chip will perform data transfers to or from the microcomputer data bus during the  $\phi 2$  high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset ( $\overline{RES}$ ) line goes low. See the individual register description for the state of the registers following a hardware reset.

### TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the CDP6853 Transmit and Receive Circuits. Both the Transmitter and Receiver are selected by a Register Select 0 ( $RS_0$ ) and Register Select 1 ( $RS_1$ ) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

### STATUS REGISTER

Fig. 4 indicates the format of the CDP6853 Status Register. A description of each status bit follows.

CDP6853 INTERNAL ORGANIZATION (Cont'd)




Fig. 4 - Status register format.

**Receiver Data Register Full (Bit 3)**

This bit goes to a "1" when the CDP6853 transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a "0" when the processor reads the Receiver Data Register.

**Transmitter Data Register Empty (Bit 4)**

This bit goes to a "1" when the CDP6853 transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a "0" when the processor writes new data onto the Transmitter Data Register.

**Data Carrier Detect (Bit 5) and Data Set Ready (Bit 6)**

These bits reflect the levels of the  $\overline{DCD}$  and  $\overline{DSR}$  inputs to the CDP6853. A "0" indicates a low level (true condition) and a "1" indicates a high (false). Whenever either of these inputs change state, an immediate processor interrupt occurs, unless the CDP6853 is disabled (bit 0 of the Command Register is a "0"). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

**Framing Error (Bit 1), Overrun (2), and Parity Error (Bit 0)**

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

**Interrupt (Bit 7)**

This bit goes to a "0" when the Status Register has been read by the processor, and goes to a "1" whenever any kind of interrupt occurs.

**CONTROL REGISTER**

The Control Register selects the desired transmitter baud rate, receiver clock source, word length, and the number of stop bits.

**Selected Baud Rate (Bits 0,1,2,3)**

These bits, set by the processor, select the Transmitter baud rate, which can be at 1/16 an external clock rate or one of 15 other rates controlled by the internal baud rate generator as shown in Fig. 5.




Fig. 5 - CDP6853 control register.

**Receiver Clock Source (Bit 4)**

This bit controls the clock source to the Receiver. A "0" causes the Receiver to operate at a baud rate of 1/16 an external clock. A "1" causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Fig. 5.

**Word Length (Bits 5,6)**

These bits determine the word length to be used (5, 6, 7 or 8 bits). Fig. 5 shows the configuration for each number of bits desired.

**Stop Bit Number (Bit 7)**

This bit determines the number of stop bits used. A "0" always indicates one stop bit. A "1" indicates 1 1/2 stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.



# CDP6853

## CDP6853 INTERNAL ORGANIZATION (Cont'd)

### COMMAND REGISTER

The Command Register controls specific modes and functions (Fig. 6).

#### Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready (DTR) line. A "0" indicates the microcomputer system is not ready by setting the  $\overline{DTR}$  line high. A "1" indicates the microcomputer system is ready by setting the  $\overline{DTR}$  line low. When the DTR bit is set to a "0", the receiver and transmitter are both disabled.

#### Receiver Interrupt Control (Bit 1)

This bit disables the Receiver from generating an interrupt when set to a "1". The Receiver interrupt is enabled when this bit is set to a "0" and Bit 0 is set to a "1".

#### Transmitter Interrupt Control (Bits 2,3)

These bits control the state of the Ready to Send (RTS) line and the Transmitter interrupt. Fig. 6 shows the various configurations of the RTS line and Transmit Interrupt bit settings.

#### Receiver Echo Mode (Bit 4)

This bit enables the Receiver Echo Mode. Bits 2 and 3 must also be zero. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by 1/2 bit time. A "1" enables the Receiver Echo Mode. A "0" bit disables the mode.

#### Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A "0" disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A "1" bit enables generation and checking of parity bits.

### Parity Mode Control (Bits 6,7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check). Fig. 6 shows the possible bit configurations for the Parity Mode Control bits.

### TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP6853. Fig. 7 shows the transmitter and Receiver layout.





Fig. 7 - Transmitter receiver clock circuits.



\* BITS 2 AND 3 MUST BE ZERO FOR RECEIVER ECHO MODE  $\overline{RTS}$  WILL BE LOW.

92CM-36790R1

Fig. 6 - CDP6853 command register.

CDP6853 OPERATION (Cont'd)

TRANSMITTER AND RECEIVER OPERATION

Continuous Data Transmit (Fig. 8)

In the normal operating mode, the processor interrupt ( $\overline{IRQ}$ ) is used to signal when the CDP6853 is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor reads

the Status Register of the CDP6853, the interrupt is cleared. The processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "MARK" will be transmitted.




Fig. 8 - Continuous data transmit.

Continuous Data Receive (Fig. 9)

Similar to the above case, the normal mode is to generate a processor interrupt when the CDP6853 has received a full

data word. This occurs at about the 8/16 point through the Stop Bit. The processor must read the Status Register and read the data word before the next interrupt, otherwise the Overrun condition occurs.




Fig. 9 - Continuous data receive.



# CDP6853

## CDP6853 OPERATION (Cont'd)

### Transmit Data Register Not Loaded By Processor (Fig. 10)

If the processor is unable to load the Transmit Data Register in the allocated time, then the TxD line will go to the "MARK" condition until the data is loaded. IRQ interrupts

continue to occur at the same rate as previously, except no data is transmitted. When the processor finally loads new data, a Start Bit immediately occurs, and another interrupt is initiated, signaling for the next data word.




Fig. 10 - Transmit data register not loaded by processor.

### Effect of CTS on Transmitter (Fig. 11)

CTS is the Clear-to-Send Signal generated by the modem. It is normally low (True State) but may go high in the event of some modem problems. When this occurs, the TxD line immediately goes to the "MARK" condition. Interrupts

continue at the same rate, but the Status Register does not indicate that the Transmit Data Register is empty. Since there is no status bit for CTS, the processor must deduce that CTS has gone to the FALSE (high) state. This is covered later. CTS is a transmit control line only, and has no effect on the CDP6853 Receiver Operation.




Fig. 11 - Effect of CTS on transmitter.

CDP6853 OPERATION (Cont'd)

Effect of Overrun on Receiver (Fig. 12)

If the processor does not read the Receiver Data Register in the allocated time, then, when the following interrupt occurs, the new data word is not transferred to the Receiver

Data Register, but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.




Fig. 12 - Effect of overrun on receiver.

Echo Mode Timing (Fig. 13)

In Echo Mode, the TxD line re-transmits the data on the RxD line, delayed by 1/2 of the bit time.




Fig. 13 - Echo mode timing.

# CDP6853

## CDP6853 OPERATION (Cont'd)

### Effect of $\overline{CTS}$ on Echo Mode Operation (Fig. 14)

See "Effect of  $\overline{CTS}$  on Transmitter" for the effect of  $\overline{CTS}$  on the Transmitter. Receiver operation is unaffected by  $\overline{CTS}$ , so, in Echo Mode, the Transmitter is affected in the same

way as "Effect of  $\overline{CTS}$  on Transmitter". In this case, however, the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.




Fig. 14 - Effect of  $\overline{CTS}$  on echo mode.

### Overrun in Echo Mode (Fig. 15)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in "Effect of Overrun on Receiver".

For the re-transmitted data, when overrun occurs, the TxD line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.




Fig. 15 - Overrun in echo mode.

CDP6853 OPERATION (Cont'd)

**Framing Error (Fig. 16)**

Framing Error is caused by the absence of Stop Bit(s) on received data. The status bit is set when the processor

interrupt occurs. Subsequent data words are tested for Framing Error separately, so the status bit will always reflect the last data word received.




Fig. 16 - Framing error.



**Effect of  $\overline{DCD}$  on Receiver (Fig. 17)**

$\overline{DCD}$  is a modem output used to indicate the status of the carrier-frequency-detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (RxD on the CDP6853 some time later). The CDP6853 will cause a processor interrupt whenever  $\overline{DCD}$  changes state and will indicate this

condition via the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the CDP6853 automatically checks the level of the  $\overline{DCD}$  line, and if it has changed, another interrupt occurs.




Fig. 17 - Effect of  $\overline{DCD}$  on receiver.

# CDP6853

## CDP6853 OPERATION (Cont'd)

### Timing with 1½ Stop Bits (Fig. 18)

It is possible to select 1½ Stop Bits, but this occurs only for

5-bit data words with no parity bit. In this case, the processor interrupt for Receiver Data Register Full occurs halfway through the trailing half-Stop Bit.




Fig. 18 - Timing with 1-1/2 stop bits.

### Transmit Continuous "BREAK" (Fig. 19)

This mode is selected via the CDP6853 Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and transmitter-holding registers have been emptied.

When the Command Register is programmed back to normal transmit mode, a Stop Bit is generated and normal transmission continues.




Fig. 19 - Transmit continuous "BREAK".

### Receive Continuous "BREAK" (Fig. 20)

In the event the modem transmits continuous "BREAK"

characters, the CDP6853 will terminate receiving. Reception will resume only after a Stop Bit is encountered by the CDP6853.




Fig. 20 - Receive continuous "BREAK".

## CDP6853 OPERATION (Cont'd)

## STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the CDP6853 should be interrogated, as follows:

1. Read Status Register  
This operation automatically clears Bit 7 (IRQ). Subsequent transitions on  $\overline{DSR}$  and  $\overline{DCD}$  will cause another interrupt.
2. Check IRQ Bit  
If not set, interrupt source is not the CDP6853.
3. Check  $\overline{DCD}$  and  $\overline{DSR}$   
These must be compared to their previous levels, which must have been saved by the processor. If they are both "0" (modem "on-line") and they are unchanged then the remaining bits must be checked.
4. Check RDRF (Bit 3)  
Check for Receiver Data Register Full.
5. Check Parity, Overrun, and Framing Error (Bits 0-2)  
Only if Receiver Data Register is Full.
6. Check TDRE (Bit 4)  
Check for Transmitter Data Register Empty.
7. If none of the above, then  $\overline{CTS}$  must have gone to the FALSE (high) state.

## PROGRAMMED RESET OPERATION

A program reset occurs when the processor performs a write operation to the CDP6853 with AD0 high and AD1 low. The program reset operates somewhat different from the hardware reset ( $\overline{RES}$  pin) and is described as follows:

1. Internal registers are not completely cleared. The data sheet indicates the effect of a program reset on internal registers.
2. The  $\overline{DTR}$  line goes high immediately.
3. Receiver and transmitter interrupts are disabled immediately. If  $\overline{IRQ}$  is low when the reset occurs, it stays low until serviced, unless interrupt was caused by  $\overline{DCD}$  or  $\overline{DSR}$  transition.
4.  $\overline{DCD}$  and  $\overline{DSR}$  interrupts disabled immediately. If  $\overline{IRQ}$  is low and was caused by  $\overline{DCD}$  or  $\overline{DSR}$ , then it goes high, also  $\overline{DCD}$  and  $\overline{DSR}$  status bits subsequently will follow the input lines, although no interrupt will occur.
5. Overrun cleared, if set.

## MISCELLANEOUS NOTES ON OPERATION

1. If Echo Mode is selected,  $\overline{RTS}$  goes low.
2. If Bit 0 of Command Register is "0" (disabled), then:
  - a) All interrupts disabled, including those caused by  $\overline{DCD}$  and  $\overline{DSR}$  transitions.
  - b) Receiver disabled, but a character currently being received will be completed first.
  - c) Transmitter is disabled after both the Transmit Data and Transmit Shift Registers have been emptied
3. Odd parity occurs when the sum of all the "1" bits in the data word (including the parity bit) is odd.
4. In the receive mode, the received parity bit does not go into the Receiver Data Register, but is used to generate parity error for the Status Register.

5. Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.

6. If the RxD line inadvertently goes low and then high during the first 9 receiver clocks after a Stop Bit; will result in a false Start Bit.

For false Start Bit detection, the CDP6853 does not begin to receive data, instead, only a true Start Bit initiates receiver operation.

7. Precautions to consider with the crystal oscillator circuit:

The XTLO input may be used as an external clock input. The XTLO pin must be floating and may not be used for any other function.

8.  $\overline{DCD}$  and  $\overline{DSR}$  transitions, although causing immediate processor interrupts, have no effect on transmitter operation. Data will continue to be sent, unless the processor forces transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to float (un-connected). If unused, they must be terminated either to GND or  $V_{DD}$ .

## GENERATION OF NON-STANDARD BAUD RATES

## Divisors

The internal counter/divider circuit selects the appropriate divisor for the crystal frequency by means of bits 0-3 of the CDP6853 Control Register.

The divisors, then, are determined by bits 0-3 in the Control Register and their values are shown in Table II.

## Generating Other Baud Rates

By using a different crystal, other baud rates may be generated. These can be determined by:

$$\text{Baud Rate} = \frac{\text{Crystal Frequency}}{\text{Divisor}}$$

Furthermore, it is possible to drive the CDP6853 with an off-chip oscillator to achieve the same thing. In this case, XTLO (pin 6) must be the clock input and XTLO (pin 7) must be a no-connect.

## DIAGNOSTIC LOOP-BACK OPERATING MODES

A simplified block diagram for a system incorporating a CDP6853 ACIA is shown in Fig. 21.

Occasionally it may be desirable to include in the system a facility for "loop-back" diagnostic testing, of which there are two kinds:

## 1. Local Loop-Back

Loop-back from the point of view of the processor. In this case, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.

## 2. Remote Loop-Back


Loop-back from the point of view of the Data Link and Modem. In this case, the processor, itself, is disconnected and all received data is immediately retransmitted, so the system on the other end of the Data Link may operate independent of the local system.

# CDP6853

## CDP6853 OPERATION (Cont'd)

Table II - Divisor Selection for the CDP6853


| CONTROL REGISTER BITS | DIVISOR SELECTED FOR THE INTERNAL COUNTER | BAUD RATE GENERATED WITH 1.8432 MHz CRYSTAL  | BAUD RATE GENERATED WITH A CRYSTAL OF FREQUENCY (F) |
|-----------------------|-------------------------------------------|----------------------------------------------|-----------------------------------------------------|
| 3 2 1 0               |                                           |                                              |                                                     |
| 0 0 0 0               | No Divisor Selected                       | 1/16 of External Clock at Pin XTLI           | 1/16 of External Clock at Pin XTLI                  |
| 0 0 0 1               | 36,864                                    | $\frac{1.8432 \times 10^6}{36,864} = 50$     | $\frac{F}{36,864}$                                  |
| 0 0 1 0               | 24,576                                    | $\frac{1.8432 \times 10^6}{24,576} = 75$     | $\frac{F}{24,576}$                                  |
| 0 0 1 1               | 16,768                                    | $\frac{1.8432 \times 10^6}{16,768} = 109.92$ | $\frac{F}{16,768}$                                  |
| 0 1 0 0               | 13,696                                    | $\frac{1.8432 \times 10^6}{13,696} = 134.58$ | $\frac{F}{13,696}$                                  |
| 0 1 0 1               | 12,288                                    | $\frac{1.8432 \times 10^6}{12,288} = 150$    | $\frac{F}{12,288}$                                  |
| 0 1 1 0               | 6,144                                     | $\frac{1.8432 \times 10^6}{6,144} = 300$     | $\frac{F}{6,144}$                                   |
| 0 1 1 1               | 3,072                                     | $\frac{1.8432 \times 10^6}{3,072} = 600$     | $\frac{F}{3,072}$                                   |
| 1 0 0 0               | 1,536                                     | $\frac{1.8432 \times 10^6}{1,536} = 1200$    | $\frac{F}{1,536}$                                   |
| 1 0 0 1               | 1,024                                     | $\frac{1.8432 \times 10^6}{1,024} = 1800$    | $\frac{F}{1,024}$                                   |
| 1 0 1 0               | 768                                       | $\frac{1.8432 \times 10^6}{768} = 2400$      | $\frac{F}{768}$                                     |
| 1 0 1 1               | 512                                       | $\frac{1.8432 \times 10^6}{512} = 3600$      | $\frac{F}{512}$                                     |
| 1 1 0 0               | 384                                       | $\frac{1.8432 \times 10^6}{384} = 4800$      | $\frac{F}{384}$                                     |
| 1 1 0 1               | 256                                       | $\frac{1.8432 \times 10^6}{256} = 7200$      | $\frac{F}{256}$                                     |
| 1 1 1 0               | 192                                       | $\frac{1.8432 \times 10^6}{192} = 9600$      | $\frac{F}{192}$                                     |
| 1 1 1 1               | 96                                        | $\frac{1.8432 \times 10^6}{96} = 19200$      | $\frac{F}{96}$                                      |



92CS-37022

Fig. 21 - Simplified system diagram.

## CDP6853 OPERATION (Cont'd)



- NOTES: 1. HIGH ON LLB SELECTS LOCAL LOOP-BACK MODE.  
 2. HIGH ON CD74HC157 SELECT INPUT GATES "B" INPUTS TO "Y" OUTPUTS; LOW GATES "A" TO "Y".

Fig. 22 - Loop-back circuit schematic.

4

The CDP6853 does not contain automatic loop-back operating modes, but they may be implemented with the addition of a small amount of external circuitry.

Fig. 22 indicates the necessary logic to be used with the CDP6853.

The LLB line is the positive-true signal to enable local loop-back operation. Essentially, LLB=high does the following:

1. Disables outputs TxD,  $\overline{DTR}$ , and  $\overline{RTS}$  (to Modem).
2. Disables inputs RxD,  $\overline{DCD}$ ,  $\overline{CTS}$ ,  $\overline{DSR}$  (from Modem).
3. Connects transmitter outputs to respective receiver inputs:
  - a) TxD to RxD
  - b)  $\overline{DTR}$  to  $\overline{DCD}$
  - c)  $\overline{RTS}$  to  $\overline{CTS}$

LLB may be tied to a peripheral control pin to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.

Remote loop-back does not require this circuitry, so LLB must be set low. However, the processor must select the following:

1. Control Register bit 4 must be "1", so that the transmitter clock=receiver clock.
2. Command Register bit 4 must be "1" to select Echo Mode.
3. Command Register bits 3 and 2 must be "1" and "0", respectively, to disable transmitter interrupts.
4. Command Register bit 1 must be "0" to disable receiver interrupts.

In this way, the system re-transmits received data without any effect on the local system.



# CDP6853

**DYNAMIC ELECTRICAL CHARACTERISTICS—BUS TIMING,  $V_{DD} = 5\text{ V dc} \pm 5\%$ ,  $V_{SS} = 0\text{ V dc}$ ,  $T_A = -40\text{ to }+85^\circ\text{ C}$ ,  $C_L = 75\text{ pF}$ , See Figs. 23, 24, 25.**

| IDENT. NUMBER | CHARACTERISTIC                                    |            | LIMITS    |      |           |      |           |      | UNITS |
|---------------|---------------------------------------------------|------------|-----------|------|-----------|------|-----------|------|-------|
|               |                                                   |            | CDP6853-1 |      | CDP6853-2 |      | CDP6853-4 |      |       |
|               |                                                   |            | Min.      | Max. | Min.      | Max. | Min.      | Max. |       |
| 1             | Cycle Time                                        | $t_{CYC}$  | 953       | DC   | 500       | DC   | 250       | DC   | ns    |
| 2             | Pulse Width, DS/E Low or RD/WR High               | $PW_{EL}$  | 300       | —    | 125       | —    | 90        | —    |       |
| 3             | Pulse Width, DS/E High or RD/WR Low               | $PW_{EH}$  | 325       | —    | 145       | —    | 70        | —    |       |
| 4             | Clock Rise and Fall Time                          | $t_r, t_f$ | —         | 30   | —         | 30   | —         | 30   |       |
| 8             | R/W Hold Time                                     | $t_{RWH}$  | 10        | —    | 10        | —    | 5         | —    |       |
| 13            | R/W Set-up Time Before DS/E                       | $t_{RWS}$  | 15        | —    | 10        | —    | 5         | —    |       |
| 14            | Chip Enable Set-up Time Before AS/ALE Fall        | $t_{CS}$   | 55        | —    | 20        | —    | 10        | —    |       |
| 15            | Chip Enable Hold Time                             | $t_{CH}$   | 0         | —    | 0         | —    | 0         | —    |       |
| 18            | Read Data Hold Time                               | $t_{DHR}$  | 10        | 100  | 10        | 40   | 10        | 20   |       |
| 21            | Write Data Hold Time                              | $t_{DHW}$  | 0         | —    | 0         | —    | 0         | —    |       |
| 24            | Muxed Address Valid Time to AS/ALE Fall           | $t_{ASL}$  | 50        | —    | 20        | —    | 10        | —    |       |
| 25            | Muxed Address Hold Time                           | $t_{AHL}$  | 50        | —    | 15        | —    | 5         | —    |       |
| 26            | Delay Time, DS/E to AS/ALE Rise                   | $t_{ASD}$  | 50        | —    | 0         | —    | 0         | —    |       |
| 27            | Pulse Width, AS/ALE High                          | $PW_{ASH}$ | 100       | —    | 45        | —    | 20        | —    |       |
| 28            | Delay Time, AS/ALE to DS/E Rise                   | $t_{ASED}$ | 90        | —    | 20        | —    | 10        | —    |       |
| 30            | Peripheral Output Data Delay Time From DS/E or RD | $t_{DDR}$  | 20        | 240  | 10        | 70   | 5         | 35   |       |
| 31            | Peripheral Data Set-up Time                       | $t_{DSW}$  | 220       | —    | 110       | —    | 55        | —    |       |

NOTE: Designations E, ALE, RD and WR refer to signals from non-6805 type microprocessors.




Fig. 23 - Bus timing waveforms of CDP6853.

92CM-37029

# CDP6853





Fig. 24 - Bus-read timing waveforms of 8085 multiplexed bus.

92CM-37031



NOTE:  $V_{HIGH} = V_{DD} - 2V$ ,  $V_{LOW} = 0.8V$ , FOR  $V_{DD} = 5V \pm 10\%$

Fig. 25 - Bus-write timing waveforms of 8085 multiplexed bus.

92CM-37030

**DYNAMIC ELECTRICAL CHARACTERISTICS - TRANSMIT/RECEIVE, See Figs. 26, 27 and 28.**  
 $V_{DD} = 5V \pm 5\%$ ,  $T_A = -40^\circ$  to  $+85^\circ C$

| CHARACTERISTIC                   |           | LIMITS    |      |           |      |           |      | UNITS |
|----------------------------------|-----------|-----------|------|-----------|------|-----------|------|-------|
|                                  |           | CDP6853-1 |      | CDP6853-2 |      | CDP6853-4 |      |       |
|                                  |           | Min.      | Max. | Min.      | Max. | Min.      | Max. |       |
| Transmit/Receive Clock Rate      | $t_{CCY}$ | 400*      | —    | 325       | —    | 250       | —    | ns    |
| Transmit/Receive Clock High Time | $t_{CH}$  | 175       | —    | 145       | —    | 110       | —    |       |
| Transmit/Receive Clock Low Time  | $t_{CL}$  | 175       | —    | 145       | —    | 110       | —    |       |
| XTLI to TxD Propagation Delay    | $t_{DD}$  | —         | 500  | —         | 410  | —         | 315  |       |
| RTS Propagation Delay            | $t_{DLY}$ | —         | 500  | —         | 410  | —         | 315  |       |
| IRQ Propagation Delay (Clear)    | $t_{IRQ}$ | —         | 500  | —         | 410  | —         | 315  |       |
| RES Pulse Width                  | $t_{RES}$ | 400       | —    | 300       | —    | 200       | —    |       |

( $t_r, t_f = 10$  to  $30$  ns)

\*The baud rate with external clocking is:  $Baud\ Rate = \frac{1}{16 \times T_{CCY}}$

# CDP6853




Fig. 26 - Transmit-timing waveforms with external clock.




Fig. 28 - Receive external clock timing waveforms.




Fig. 27 - Interrupt- and output-timing waveforms.




Fig. 29 - Transmitter clock generation.