

## DESCRIPTION

The CE2632 is a mixed signal CMOS monolithic stereo audio ADC for consumer applications.


The ADC is 128-time oversampled. The sampled data are digital filtered and decimated before sent out. A switchable The ADC utilizes 4-order  $\Sigma\Delta$  architecture. The 1-bit  $\Sigma\Delta$  converter offers superior differential linearity, with minimum distortion due to component mismatch, and high tolerance to clock jitter. The internal digital filter has a 20K bandwidth. The analog input is 1 vrms corresponding to digital full scale value. The value greater than full scale will be clipped.

## FEATURES

- Stereo Audio ADC.
- 96dB SNR (A Weighted).
- -82 dB THD + N Ratio (A Weighted).
- 32K - 96 KHz. Sampling Rates.
- 91 dB channel separation.
- I<sup>2</sup>S, Left Justified Digital I/F Formats.
- 3.3 Volt Power Supply.


## Applications

- Digital Surround Sound For Home Theatre
- AV Receiver
- Car Audio.



**CE2632 Performance**

Item	ADC PERFORMANCE SPECIFICATIONS	Spec.
1	Maximum Input Level	4 Vpp
2	0 dB Audio Input Level	1 Vrms
3	Audio Bandwidth 20Hz - 20 KHz	+/- 0.5 dB
4	SNR (A-weight)	>96 dB
5	THD + NOISE (A-weight, 0 dB input)	< -82 dB
6	Dynamic Range	89 dB
7	Channel Separation	< -90 dB
8	Nonlinear Distortion	< 0.5 dB
9	Channel Gain Error	< 0.5 dB

**PIN ASSIGNMENT****PIN DESCRIPTION**

Pin Name	Pin #	Type	Description
DVDD	1	3.3 Volt	Analog power supply.
SDO	2	O	Serial audio PCM data output.
BCK	3	I	Audio Serial Data Clock.
FMT	4	I PD	PCM bus format selection. Internal has a 30K pulldown resistor. 1 = left justified. 0 = I <sup>2</sup> S
CAP	5	I/O	Reference voltage output. It should be Connected to a 22 uF capacitor in parallel with a 0.1 uF. Signal level is AVDD/2.
VCM	6	I/O	Buffered reference voltage output. It should be Connected to a 22 uF capacitor in parallel with a 0.1 uF. Signal level is AVDD/2.
RIN	7	I	Right channel input.
LIN	8	I	Left channel input
AVDD	9	3.3 Volt	Analog power supply. It should be Connected to a 22 uF capacitor in parallel with a 0.1 uF.

**PIN DESCRIPTION (Continued)**

Pin Name	Pin #	Type	Description
AGND	10	GND	Analog ground
NOHPF	11	I PD	High pass filter control. Internal has a 30K pulldown resistor. 1 = Disable high pass filter. 0 = Enable high pass filter.
LRCK	12	I	Left/Right channel indicator.
MCK	13	I	External Master Clock Input.
DGND	14	GND	Digital Ground

## HIGH PASS FILTER

The processing path contain a switchable high pass filter. The function of this filter is to remove DC offset. The high pass filter can be turn off by tied the NPHPF pin to 'high'.

## XCK REQUIREMENT

The CE2632 supports 384 and 256 times sampling clock for 32, 44.1, 48 Khz audio and 192 or 128 times for the 88.2 and 96 Khz audio. There is an clock frequency detection circuit to set up the system clock. .


**Table (1): XCK Requirement**


Sampling Rate	XCK Freq.	
	384*fs	256*fs
32 K	12.288 MHz	8.192 MHz
44.1	16.934 Mhz	11.2896 Mhz.
48 K	18.432 MHz	12.288 Mhz.
96K	36.864 Mhz.	24.576 Mhz

## DIGITAL AUDIO SERIAL INTERFACE

The audio serial interface is configured by the FMT pin. When FMT is low I<sup>2</sup>S format supported. Conversely left justified format is supported. Figure 1 depicted the I<sup>2</sup>S and left justified formats.

**Figure 1. Audio Serial Data Transfer Timing Diagram**




**APPLICATION CONNECTION EXAMPLE:**


All Unmarked Capacitors have  
values of 0.1 uF

---

**RECOMMENDED ADC INPUT CIRCUIT**

The ADC converters have a input buffer. The buffers have a equivalent input resistance of 20K ohm. To ensure the performance it is recommended that the applications should have a simple low pass filter to remove the high frequency noise.



**TIMING DIAGRAM****Figure 2. Audio Serial Interface Timing Requirement**

**ABSOLUTE MAXIMUM RATINGS**

<b>Symbol</b>	<b>Characteristics</b>	<b>Min</b>	<b>Max</b>	<b>Units</b>
$V_{DD}$	Power Supply Voltage (Measured to GND)	-0.5	+7.0	V
$V_i$	Digital Input Applied Voltage <sup>2</sup>	GND-0.5		V
$A_i$	Digital Input Forced Current <sup>3,4</sup>	-100	100	mA
$V_o$	Digital Output Applied Voltage <sup>2</sup>	GND-0.5	$V_{DD}+0.5$	V
$A_o$	Digital Output Forced Current <sup>3,4</sup>	-100	100	mA
TDsc	Digital Short Circuit Duration (single output high state to Vss)		1	Sec
TA <sub>SC</sub>	Analog Short Circuit Duration (single output to VSS1)		infinite	Sec
T <sub>a</sub>	Ambient Operating Temperature Range	-25	+125	°C
T <sub>j</sub>	Junction Temperature (Plastic Package)	-65	+150	°C
T <sub>sol</sub>	Lead Soldering Temperature (10 sec., 1/4" from pin)		280	°C
T <sub>vsol</sub>	Vapor Phase Soldering (1 minute)		220	°C
T <sub>stor</sub>	Storage Temperature	-65	+150	°C

Notes:

1. Absolute maximum ratings are limiting values applied individually, while all other parameters are within specified operating conditions.
2. Applied voltage must be current limited to specified range, and measured with respect to VSS.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current, flowing into the device.

**ELECTRICAL CHARACTERISTICS**

Parameter	Characteristics	Min	Typ	Max	Units
<b>Power Supply</b>					
AVDD	Analog power supply voltage	2.6	3.3	3.6	V
DVDD	Digital power supply voltage	2.6	3.3	3.6	V
I <sub>DA</sub>	Analog Current		50		mA
I <sub>DD</sub>	Digital Current		16	18	mA

<b>Audio ADC Characteristics</b>					
	Full Scale Output Voltage to a 10K load	.98	1	1.02	Vrms
V <sub>VCM</sub>	Reference voltage		VDD/2		V
Vmax	Input Level correspond to Full Scale Digital Output.		1.42		

<b>Digital Characteristics</b>					
V <sub>IH</sub>	Digital Input Voltage, Logic HIGH, TTL Compatible Inputs.	2.0		V <sub>DD</sub>	V
I <sub>OZH</sub>	Hi-Z Leakage Current, HIGH, V <sub>DD</sub> =Max, V <sub>IN</sub> =3.3 Volt			33	µ A
I <sub>OZL</sub>	Hi-Z Leakage Current, LOW, V <sub>DD</sub> =Max, V <sub>IN</sub> =V <sub>SS</sub> )			-10	µ A
C <sub>I</sub>	Digital Input Capacitance (T <sup>A</sup> =25°C, f=1Mhz)			8	pF
C <sub>O</sub>	Digital Output Capacitance (T <sup>A</sup> =25°C, f=1Mhz)			10	pF

<b>Audio Serial Interface Timing</b>					
t <sub>bck</sub>	BCK Cycle Time	80			ns
t <sub>bck_H</sub>	BCK Pulse Width, HIGH	30			ns
t <sub>bck_L</sub>	BCK Pulse Width, LOW	30			ns
t <sub>kd<sub>su</sub></sub>	Audio Data Setup Time With Respect To Rising Edge of BCK	10			ns
t <sub>kd<sub>hd</sub></sub>	Audio Data Hold Time With Respect to Rising Edge of BCK	15			ns

---

Parameter	Characteristics	Min	Typ	Max	Units
$t_{kr_{su}}$	Audio LRCK Setup Time With Respect To Rising Edge of BCK	10			ns
$t_{kr_{hd}}$	Audio LRCK Hold Time With Respect To Rising Edge of BCK	15			ns

## PACKAGING INFORMATION

## Dimensions

	mm.				mm.		
	min	norm	max		min	norm	max
A	1.35	1.6	1.75	E1	3.8	3.9	4.0
A1	0.1	0.15	0.25	E2	5.8	6.0	6.20
b	0.33	0.406	0.51	e		1.27	
C	0.18	0.203	0.25	L	0.4	0.66	1.27
D	8.56	8.66	8.75				

## 14-Pin (SOP)

