#### High Efficiency 1MHz, 1.8A Boost Regulator

# CE8309 Series

#### INTRODUCTION:

The CE8309 is a high efficiency boost switching regulator designed for single cell lithium or two cells alkaline, NiMH, or NiCd battery powered applications. It generates an output voltage of up to 5.5V from an input voltage as low as 1.6V. Ideal for applications where space is limited, it switches at 1MHz, allowing the use of tiny, low cost and low profile external components, minimizes solution footprint. Its internal 1.8A, 100mΩ NMOS switch provides high efficiency even at heavy load, while the constant frequency, current mode architecture results in low, predictable output noise that is easy to filter. Internal frequency compensation is designed to accommodate ceramic output capacitors, further reducing noise.

#### ■ FEATURES:

- 1MHz Switching Frequency
- Built-in 100mΩ N-CH Power MOSFET Switch
- PWM/PFM Auto Switching Maintains High Efficiency Overall Load Current Range
- Up to 92% Efficiency: Delivers 1A@5V from Single Li Cell
- Wide Input Voltage Range: 1.6V to 6.0V
- Wide Output Voltage Range: 2.8V to 6.0V
- Output Current: 1A@V<sub>IN</sub>=3.2V
- 600mV Feedback Voltage
- Low Shutdown Current: 0.1µA(Typ.)
- Over-Current Protection
- Over-Thermal Protection
- Uses Small,Low Profile External Components
- Ceramic Capacitor Compatible

#### ■ APPLICATIONS:

- Back-up Battery
- Solar Battery Charger
- Portable Applications Using Single Li+ Cel
- Bus Powered USB Hosts
- USB Hosts Without Native 5-V Supplies
- 3G/4G Wireless Routers
- Networking card powered from PCI or PCI-express slots
- Portable Audio Players
- Personal Medical Products




#### ■ ORDER INFORMATION<sup>(1)</sup>

Operating free air	Output Voltage	Package	Device No.	
temperature range	Ouiput voltage	Fachage		
-40~+85℃	Adjustable	SOT-23-5	CE8309CM	
-40~+85℃	5V	301-23-5	CE8309C50M	
<b>-40~+85</b> ℃	Adjustable	SOT-23-6	CE8309CE	
<b>-40~+85</b> ℃	5V	301-23-0	CE8309C50E	
<b>-40~+85</b> ℃	Adjustable	DFN3X3-10	CE8309CFC10	
-40~+85℃	5V	DEN373-10	CE8309C50FC10	


(1) Contact Chipower to check availability of other fixed output voltage versions.

# TYPICAL APPLICATION CIRCUIT



#### Figure 1 Standard Application Circuit

## ■ PIN CONFIGURATION:





CHIPOWER TECHNOLOGY

SOT-23-5

P	PIN	TYPE <sup>(1)</sup>	DESCRIPTION		
NO.	NAME	I TPE'	DESCRIPTION		
1	SW	I	Switch Pin. Connect inductor between SW and IN. A Schottky diode is connected between SW and $V_{OUT}$ . Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency. Keep these PCB trace lengths as short and wide as possible to reduce EMI and voltage overshoot.		
2	GND	Ρ	Signal and Power Ground. Connect GND with large copper areas directly to the input and output supply returns and negative terminals of the input and output capacitors This pin should be connected to a continuous PCB ground for high-current power converter as close as to the device by several vias directly under the CE8309CE for electrical contact and rated thermal performance. It dissipates the heat from the IC.		
3	FB/NC	I	Feedback Input / No Connect (for fixed Voltage).Feedback Input to the gm Error Amplifier. Connect resistor divider tap tothis pin.The output voltage can be adjusted from 3.0V to 5.5V by: $V_{OUT}=0.6V \cdot [1+(R2/R1)]$ The feedback network, resistors R1 and R2, should be kept close to theFB pin, and away from the inductor, SW inductor and Schottky diodeswitching node on the PCB layout to minimize copper trace connectionsthat can inject noise into the system.		
4	CE	I	<ul> <li>Chip Enable.</li> <li>CE = High: Normal free running operation</li> <li>CE = Low: Shutdown, quiescent current &lt; 1μA.</li> <li>Typically, CE should be connected to IN through a 1M pull-up resistor.</li> </ul>		
5	V <sub>OUT</sub>	I	<b>Chip Supply Voltage &amp; Output Voltage Sense Input</b> . The V <sub>OUT</sub> pin should be connected to the negative terminal of the schottky diode and bypassed with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the V <sub>OUT</sub> pin, and the CE8309CE GND pin. The minimum recommended bypass capacitance is 100nF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the V <sub>OUT</sub> pin and the GND pin.		

(1) I = input; O = output; P = power

SOT-23-6

NO		TYPE <sup>(1)</sup>	DESCRIPTION		
NO. NAME		I YPE'''	DESCRIPTION		
1	SW	I	<b>Switch Pin</b> . Connect inductor between SW and IN. A Schottky diode is connected between SW and $V_{OUT}$ . Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency. Keep these PCB trace lengths as short and wide as possible to reduce EMI and voltage overshoot.		
2	GND	Ρ	Signal and Power Ground. Connect GND with large copper areas directly to the input and output supply returns and negative terminals of the input and output capacitors This pin should be connected to a continuous PCB ground for high-current power converter as close as to the device by several vias directly under the CE8309CE for electrical contact and rated thermal performance. It dissipates the heat from the IC.		
3	FB/NC	I	Feedback Input / No Connect (for fixed Voltage).Feedback Input to the gm Error Amplifier. Connect resistor divider tap tothis pin.The output voltage can be adjusted from $3.0V$ to $5.5V$ by: $V_{OUT} = 0.6V \cdot [1+(R2/R1)]$ The feedback network, resistors R1 and R2, should be kept close to theFB pin, and away from the inductor, SW, inductor and Schottky diodeswitching node on the PCB layout to minimize copper trace connectionsthat can inject noise into the system.		
4	CE	I	Chip Enable.CE = High: Normal free running operationCE = Low: Shutdown, quiescent current < 1μA.		
5	Vout	I	<b>Chip Supply Voltage &amp; Output Voltage Sense Input</b> . The V <sub>OUT</sub> pin should be connected to the negative terminal of the schottky diode and bypassed with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the V <sub>OUT</sub> pin, and the CE8309CE GND pin. The minimum recommended bypass capacitance is 100nF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the V <sub>OUT</sub> pin and the GND pin.		
6	NC		Not Connect.		

(1) I = input; O = output; P = power



#### DFN3X3-10

NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION
1	NC		No Connect.
			Feedback Input / No Connect (for fixed Voltage).
			Feedback Input to the gm Error Amplifier. Connect resistor divider tap to this pin.
			The output voltage can be adjusted from 3.0V to 5.5V by:
2	FB/NC	I	V <sub>OUT</sub> =0.6V•[1+(R2/R1)]
			The feedback network, resistors R1 and R2, should be kept close to the FB pin, and away from
			the inductor, SW $_{\smallsetminus}$ inductor and Schottky diode switching node on the PCB layout to minimize
			copper trace connections that can inject noise into the system.
3	NC		No Connect.
			Switch Pin.
			Connect inductor between SW and IN. A Schottky diode is connected between SW and $V_{OUT}$ .
4/5	SW	1	Trace connections made to the inductor and schottky diode should be minimized to reduce
4/5	500	I	power dissipation and increase overall efficiency.
			Keep these PCB trace lengths as short and wide as possible to reduce EMI and voltage
			overshoot.
6	NC		No Connect.
			Chip Supply Voltage & Output Voltage Sense Input.
			The $V_{OUT}$ pin should be connected to the negative terminal of the schottky diode and bypassed
7	V <sub>OUT</sub>	I	with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area
,	•001	·	formed by the bypass capacitor connections, the $V_{OUT}$ pin, and the CE8309CFC10 ground pin.
			The minimum recommended bypass capacitance is 100nF ceramic with a X5R or X7R
			dielectric and the optimum placement is closest to the V <sub>OUT</sub> pin and the GND pin.
8	NC		No Connect.
			Chip Enable.
9	CE	I	CE = High: Normal free running operation
	_		CE = Low: Shutdown, quiescent current < $1\mu$ A.
			Typically, CE should be connected to IN through a 1M pull-up resistor.
10	NC		No Connect.
			Signal and Power Ground.
			Connect PGND with large copper areas directly to the input and output supply returns and
11	GND	Р	negative terminals of the input and output capacitors.
			This pin should be connected to a continuous PCB ground for high-current power converter as
			close as to the device by several vias directly under the CE8309CFC10 for electrical contact
			and rated thermal performance. It dissipates the heat from the IC.

(1) I = input; O = output; P = power

VO. 1



## ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	RATINGS	UNITS
Output Voltage range (2)		V <sub>OUT</sub>	-0.3~7	V
SW Voltage	e <sup>(2)</sup>		-0.3~7	V
CE, FB Volta	ge <sup>(2)</sup>		-0.3~7	V
	SOT-23-5		400	mW
Power Dissipation	SOT-23-6	P <sub>d</sub>	400	mW
	DFN3x3-10		2200	mW
Operating Junction Temperature Range		Tj	-40~150	°C
Storage Temperature		T <sub>stg</sub>	-40~125	°C
Lead Temperature(Soldering, 10 sec)		T <sub>solder</sub>	260	°C
ESD rating <sup>(3)</sup>		Human Body Model - (HBM)	4000	V
		Machine Model- (MM)	200	V

#### (Unless otherwise specified, $T_A=25^{\circ}C$ )<sup>(1)</sup>

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

(3) ESD testing is performed according to the respective JESD22 JEDEC standard.

The human body model is a 100 pF capacitor discharged through a  $1.5k\Omega$  resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

#### CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. Chipower recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	МАХ	UNITS
Supply voltage at V <sub>IN</sub>	1.8		5.5	V
Output voltage at V <sub>OUT</sub>	3.0		5.5	V
Operating free air temperature range <sup>(1)</sup> , T <sub>A</sub>	-40		85	°C
Operating junction temperature range, T <sub>j</sub>	-40		125	°C

(1) The CE8309 is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.



#### ■ ELECTRICAL CHARACTERISTICS Typical values are at T<sub>A</sub>=25<sup>°</sup>C, unless otherwise specified, specifications apply for condition V<sub>IN</sub>=V<sub>CE</sub>=3.3V, V<sub>OUT</sub>=5.0V.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNITS
SUPPLY			1			1
Operating quiescent current into $V_{\text{OUT}}$	۱ <sub>Q</sub>	Measured On V <sub>OUT</sub> , V <sub>FB</sub> =0.75V		130	300	μA
Shutdown Current into IN	I <sub>SHDNVIN</sub>	V <sub>CE</sub> =0V		0.1	1	μA
LOGIC SIGNAL CE						
CE High-level Voltage	V <sub>CEH</sub>	V <sub>CE</sub> Falling, Device ON	1.5		V <sub>IN</sub>	V
CE Low-level Voltage	$V_{CEL}$	V <sub>CE</sub> Rising, Device Off			0.4	V
CE Leakage Current	I <sub>CE</sub>	V <sub>CE</sub> =5.0V		±0.1	±1	μA
OSCILLATOR						
Oscillator Frequency	f <sub>osc</sub>			1.0		MHz
Max Duty Cycle	D <sub>MAX</sub>	V <sub>FB</sub> =0V	80	87		%
POWER SWITCH						
N-CH MOSFET On Resistance <sup>(2)</sup>	R <sub>DS(ON)</sub>			100		mΩ
N-CH MOSFET Switch Leakage	ISWLEAK	V <sub>CE</sub> =0V,V <sub>SW</sub> =5.0V		±0.01	±1	μA
NMOS Cycle by Cycle Current Limit <sup>(3)</sup>	I <sub>CL</sub>	V <sub>OUT</sub> =5.0V		1.8		А
Current Limit Delay to Output <sup>(4)</sup>				40		nS
OUTPUT						
Output Voltage Range <sup>(5)</sup>	V <sub>OUT</sub>		3.0		5.5	V
Feedback regulation voltage	V <sub>FB</sub>		0.588	0.600	0.612	V
Feedback Input bias Current <sup>(6)</sup>	I <sub>FB</sub>	V <sub>FB</sub> =0.75V			0.1	μA
OVER TEMPERATURE PROTECTION						
Thermal Shutdown	T <sub>TSD</sub>			140		°C
Thermal Shutdown Hysteresis	T <sub>TSDHYS</sub>			20		°C

(1) Typical numbers are at 25°C and represent the most likely norm.

(2) Does not include the bond wires. Measured directly at the die.


(3) Duty cycle affects current limit due to ramp generator.

(4) Specification is guaranteed by design and not 100% tested in production.

(5) The fixed voltage version effective output voltage.

(6) Bias current flows into FB pin. Specification is guaranteed by design and not 100% tested in production.






■ TYPICAL PERFORMANCE CHARACTERISTICS (T<sub>4</sub>=25°C, unless otherwise specified, Test Figure1 above

Figure 2



## PACKAGING INFORMATION


• SOT-23-5 Package Outline Dimensions



Symbol	Dimensions	In Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.500	0.012	0.020	
С	0.100	0.200	0.004	0.008	
D	2.820	3.020	0.111	0.119	
E	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950	(BSC)	0.037(	BSC)	
e1	1.800	2.000	0.071	0.079	
L	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	




## • SOT-23-6 Package Outline Dimensions



Symbol	Dimensions	In Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.500	0.012	0.020	
С	0.100	0.200	0.004	0.008	
D	2.820	3.020	0.111	0.119	
E	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950(BSC)		0.037(	BSC)	
e1	1.800	2.000	0.071	0.079	
L	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	




### • DFN3x3-10 Package Outline Dimensions



**Top View** 

Bottom View



Side View

Symbol	Dimensions	In Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035	
A1	0.000	0.050	0.000	0.002	
A3	0.20	3REF	0.008	REF	
D	2.900	3.100	0.114	0.122	
E	2.900	3.100	0.114	0.122	
D1	2.300	2.500	0.091	0.098	
E1	1.600	1.800	0.063	0.071	
k	0.20	OMIN	0.008	MIN	
b	0.180	0.300	0.007	0.012	
е	0.500TYP		0.020	TYP	
L	0.300	0.500	0.012	0.020	



#### © Nanjing Chipower Electronics Inc.

Chipower cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Chipower product. No circuit patent license, copyrights or other intellectual property rights are implied. Chipower reserves the right to make changes to their products or specifications without notice. Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete.

