




# CEP01N6G/CEB01N6G CEF01N6G

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP01N6G	600V	9.3Ω	1A	10V
CEB01N6G	600V	9.3Ω	1A	10V
CEF01N6G	600V	9.3Ω	1A <sup>d</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handing capability.
- Lead free product is acquired.



### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	600		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous	I <sub>D</sub>	1	1 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	4	4 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	41 0.33	27 0.22	W W/°C
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	3	4.5	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W




# CEP01N6G/CEB01N6G CEF01N6G

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	600			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 600\text{V}, V_{\text{GS}} = 0\text{V}$			20	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 0.6\text{A}$		7.3	9.3	$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = 15\text{V}, I_{\text{D}} = 0.5\text{A}$			10	S
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		210		pF
Output Capacitance	$C_{\text{oss}}$			55		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			25		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_{\text{D}} = 1\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		20	26	ns
Turn-On Rise Time	$t_r$			11	14.3	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			26	33.8	ns
Turn-Off Fall Time	$t_f$			18.5	24	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 300\text{V}, I_{\text{D}} = 1\text{A}, V_{\text{GS}} = 10\text{V}$		7.2	9.4	nC
Gate-Source Charge	$Q_{\text{gs}}$			1.7		nC
Gate-Drain Charge	$Q_{\text{gd}}$			4		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_{\text{S}}^f$				1	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{S}} = 0.5\text{A}^g$			1.5	V

Notes :


- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$  .
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package  $I_{\text{S}}(\text{max}) = 0.9\text{A}$  .
- g.Full package  $V_{\text{SD}}$  test condition  $I_{\text{S}} = 0.9\text{A}$  .




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve