



# CEP1185/CEB1185 CEF1185


## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP1185	800V	2.9 Ω	4.4A	10V
CEB1185	800V	2.9 Ω	4.4A	10V
CEF1185	800V	2.9 Ω	4.4A <sup>d</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability.
- Lead-free plating ; RoHS compliant.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	800		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous @ T <sub>C</sub> = 25 °C @ T <sub>C</sub> = 100 °C	I <sub>D</sub>	4.4	4.4 <sup>d</sup>	A
		2.8	2.8 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	17.6	17.6 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25 °C - Derate above 25 °C	P <sub>D</sub>	139	45	W
		1.1	0.4	W/°C
Single Pulsed Avalanche Energy <sup>h</sup>	E <sub>AS</sub>	331		mJ
Single Pulsed Avalanche Current <sup>h</sup>	I <sub>AS</sub>	4.7		A
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.9	2.8	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	62.5	°C/W

This is preliminary information on a new product in development now .  
Details are subject to change without notice .

Rev 1. 2014.May  
<http://www.cetsemi.com>



# CEP1185/CEB1185


## CEF1185

### Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	800			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 800V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 30V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -30V, V_{DS} = 0V$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	2		4	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 2.2A$		2.4	2.9	$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 25V, V_{GS} = 0V,$ $f = 1.0\text{ MHz}$		1285		pF
Output Capacitance	$C_{oss}$			105		pF
Reverse Transfer Capacitance	$C_{rss}$			15		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 400V, I_D = 4.8A,$ $V_{GS} = 10V, R_{GEN} = 25\Omega$		29		ns
Turn-On Rise Time	$t_r$			71		ns
Turn-Off Delay Time	$t_{d(off)}$			63		ns
Turn-Off Fall Time	$t_f$			24		ns
Total Gate Charge	$Q_g$	$V_{DS} = 640V, I_D = 4.8A,$ $V_{GS} = 10V$		25		nC
Gate-Source Charge	$Q_{gs}$			6		nC
Gate-Drain Charge	$Q_{gd}$			9		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				4.4	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 4.4A$			1.2	V
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature . b.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . h.L = 30mH, $I_{AS} = 4.7A$ , $V_{DD} = 50V$ , $R_G = 25\Omega$ , Starting $T_J = 25\text{ C}$						




# CEP1185/CEB1185 CEF1185




**Figure 1. Output Characteristics**



**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**



# CEP1185/CEB1185 CEF1185




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area



Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve