

CET


CEP1710/CEB1710 CEF1710

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP1710	100V	85mΩ	19A	10V
CEB1710	100V	85mΩ	19A	10V
CEF1710	100V	85mΩ	19A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- Lead free product is acquired.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	100		V
Gate-Source Voltage	V _{GS}	±20		V
Drain Current-Continuous	I _D	19	19 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	76	76 ^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P _D	62.5 0.5	32 0.26	W W/°C
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	2	3.9	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W



CEP1710/CEB1710 CEF1710

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 15\text{A}$		65	85	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 2.5\text{V}, I_D = 15\text{A}$		9		S
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		702		pF
Output Capacitance	C_{oss}			200		pF
Reverse Transfer Capacitance	C_{rss}			88		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 19\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		17	34	ns
Turn-On Rise Time	t_r			51	100	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			16	32	ns
Turn-Off Fall Time	t_f			71	140	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 80\text{V}, I_D = 19\text{A}, V_{\text{GS}} = 10\text{V}$		26	34	nC
Gate-Source Charge	Q_{gs}			3.3		nC
Gate-Drain Charge	Q_{gd}			16.2		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S^f				19	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 15\text{A}^g$			1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package $I_S(\text{max}) = 13\text{A}$.
- g.Full package V_{SD} test condition $I_S = 13\text{A}$.

CEP

CEP1710/CEB1710 CEF1710




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CET

CEP1710/CEB1710 □ CEF1710




Figure 7. Gate Charge




Figure 8. Maximum Safe
Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve