


# CEP6030LS2/CEB6030LS2

PRELIMINARY

## N-Channel Logic Level Enhancement Mode Field Effect Transistor

### FEATURES

- 30V , 52A ,  $R_{DS(ON)}=13.5m\Omega$  @ $V_{GS}=10V$ .  
 $R_{DS(ON)}=20m\Omega$  @ $V_{GS}=4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- TO-220 & TO-263 package.



### ABSOLUTE MAXIMUM RATINGS ( $T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous -Pulsed	$I_D$	52	A
	$I_{DM}$	156	A
Drain-Source Diode Forward Current	$I_S$	52	A
Maximum Power Dissipation @ $T_c=25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	50	W
		0.4	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{STG}$	-65 to 175	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

# CEP6030LS2/CEB6030LS2

## ELECTRICAL CHARACTERISTICS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V			10	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±16V, V <sub>DS</sub> = 0V			± 100	nA
<b>ON CHARACTERISTICS<sup>a</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	1	1.6	3	V
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 26A		11	13.5	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 21A		16	20.0	mΩ
On-State Drain Current	I <sub>D(on)</sub>	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 10V	60			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 10V, I <sub>D</sub> = 26A		32		S
<b>DYNAMIC CHARACTERISTICS<sup>b</sup></b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V f = 1.0MHz		1920	2500	pF
Output Capacitance	C <sub>OSS</sub>			960	1250	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			300	400	pF
<b>SWITCHING CHARACTERISTICS<sup>b</sup></b>						
Turn-On Delay Time	t <sub>D(on)</sub>	V <sub>DD</sub> = 15V, I <sub>D</sub> = 52A, V <sub>GEN</sub> = 10V, R <sub>GEN</sub> = 24Ω		10	16	ns
Rise Time	t <sub>r</sub>			190	250	ns
Turn-Off Delay Time	t <sub>D(off)</sub>			55	90	ns
Fall Time	t <sub>f</sub>			130	200	ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 10V, I <sub>D</sub> = 52A, V <sub>GS</sub> = 10V		35	60	nC
Gate-Source Charge	Q <sub>gs</sub>			8		nC
Gate-Drain Charge	Q <sub>gd</sub>			5		nC

# CEP6030LS2/CEB6030LS2

## BODY DIODE & SCHOTTKY DIODE RATINGS AND CHARACTERISTICS

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS <sup>a</sup></b>						
Body Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0V, I_S = 26A$		0.93	1.3	V
Schottky Forward Voltage	$V_F$	$I_F = 2A, T_C = 25^\circ C$			0.55	V
Average Forward Rectified Current	$I_{F(AV)}$				2	A

### Notes

a. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .

b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance






Figure 4. On-Resistance Variation with Drain Current and Temperature


# CEP6030LS2/CEB6030LS2




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Breakdown Voltage Variation with Temperature**




**Figure 7. Transconductance Variation with Drain Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 10. Maximum Safe Operating Area**

# CEP6030LS2/CEB6030LS2




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve