


CEP6031LS2/CEB6031LS2





March 1998

N-Channel Logic Level Enhancement Mode Field Effect Transistor

FEATURES

- 30V , 60A , $R_{DS(ON)}=12\text{m}\Omega$ @ $V_{GS}=10\text{V}$.
 $R_{DS(ON)}=17\text{m}\Omega$ @ $V_{GS}=4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- TO-220 & TO-263 package.



ABSOLUTE MAXIMUM RATINGS ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous -Pulsed	I_D	60	A
	I_{DM}	180	A
Drain-Source Diode Forward Current	I_S	60	A
Maximum Power Dissipation Derate above 25°C	P_D	50	W
		0.4	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	T_J , T_{STG}	-65 to 175	$^\circ\text{C}$

15

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

CEP6031LS2/CEB6031LS2

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 24V, V_{GS} = 0V$			10	μA
Gate-Body Leakage	I_{GSS}	$V_{GS} = \pm 16V, V_{DS} = 0V$			± 100	nA
ON CHARACTERISTICS^a						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	1	1.6	3	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 26A$		8.8	12	$m\Omega$
		$V_{GS} = 4.5V, I_D = 21A$		12	17	$m\Omega$
On-State Drain Current	$I_{D(on)}$	$V_{GS} = 10V, V_{DS} = 10V$	60			A
Forward Transconductance	g_F	$V_{DS} = 10V, I_D = 26A$		32		S
DYNAMIC CHARACTERISTICS^b						
Input Capacitance	C_{ISS}	$V_{DS} = 15V, V_{GS} = 0V$ $f = 1.0MHz$		1920	2500	pF
Output Capacitance	C_{OSS}			960	1250	pF
Reverse Transfer Capacitance	C_{RSS}			300	400	pF
SWITCHING CHARACTERISTICS^b						
Turn-On Delay Time	$t_{D(on)}$	$V_{DD} = 15V,$ $I_D = 52A,$ $V_{GS} = 10V,$ $R_{GEN} = 24\Omega$		10	16	ns
Rise Time	t_r			190	250	ns
Turn-Off Delay Time	$t_{D(off)}$			55	90	ns
Fall Time	t_f			130	200	ns
Total Gate Charge	Q_g			50	60	nC
Gate-Source Charge	Q_{gs}	$V_{DS} = 10V, I_D = 52A,$ $V_{GS} = 10V$		8		nC
Gate-Drain Charge	Q_{gd}			8		nC

CEP6031LS2/CEB6031LS2

BODY DIODE & SCHOTTKY DIODE RATINGS AND CHARACTERISTICS

Parameter	Symbol	Condition	Min	Typ	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS ^a						
Body Diode Forward Voltage	V_{SD}	$V_{GS} = 0V, I_S = 26A$		0.93	1.3	V
Schottky Forward Voltage	V_F	$I_F=2A, T_c=25^\circ C$			0.55	V
Average Forward Rectified Current	$I_{F(AV)}$				2	A

Notes

a. Pulse Test: Pulse Width $\leq 300 \mu s$, Duty Cycle $\leq 2\%$.

b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

CEP6031LS2/CEB6031LS2




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

CEP6031LS2/CEB6031LS2




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve