




CED06N7/CEU06N7

N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

- 700V, 5A, $R_{DS(ON)} = 2\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	700	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous	I_D	5	A
Drain Current-Pulsed ^a	I_{DM}	20	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	107 0.7	W W/ $^\circ C$
Single Pulsed Avalanche Energy ^e	E_{AS}	125	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	5	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.4	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ C/W$



CED06N7/CEU06N7

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	700			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 700\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 2.5\text{A}$		1.65	2	Ω
Gate input resistance	R_g	f=1MHz,open Drain		2		Ω
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1470		pF
Output Capacitance	C_{oss}			110		pF
Reverse Transfer Capacitance	C_{rss}			15		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 560\text{V}, I_D = 5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		27	54	ns
Turn-On Rise Time	t_r			73	146	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			87	174	ns
Turn-Off Fall Time	t_f			79	158	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 560\text{V}, I_D = 5\text{A}, V_{\text{GS}} = 10\text{V}$		29	38	nC
Gate-Source Charge	Q_{gs}			5		nC
Gate-Drain Charge	Q_{gd}			9		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				5	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 5\text{A}$			1.5	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.□						
b.Device Mounted on FR4 Board, t<10 sec.□						
c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.□						
d.Guaranteed by design, not subject to production testing.□						
e.L = 10mH, I _{AS} = 5A, V _{DD} = 50V, R _G = 25Ω, Starting T _J = 25 C.□						



CED06N7/CEU06N7




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CED06N7/CEU06N7




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area



Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve