




## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

## FEATURES

Type	$V_{DSS}$	$R_{DS(ON)}$	$I_D$	@ $V_{GS}$
CEF12N5S	500V	0.54Ω	12A <sup>d</sup>	10V

- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead free product is acquired.

ABSOLUTE MAXIMUM RATINGS  $T_C = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	500	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current-Continuous	$I_D$	12 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$ <sup>e</sup>	48 <sup>d</sup>	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	$P_D$	50 0.4	W W/°C
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	°C

## Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.5	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	65	°C/W

This is preliminary information on a new product in development now .  
Details are subject to change without notice .

Rev 1. 2008.Dec.  
<http://www.cetsemi.com>




**CEF12N5S**

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	500			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 500\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 6\text{A}$		0.45	0.54	$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1745		pF
Output Capacitance	$C_{\text{oss}}$			205		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			20		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 250\text{V}, I_D = 12\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		31.6	63.2	ns
Turn-On Rise Time	$t_r$			25.6	51.2	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			146.3	292.6	ns
Turn-Off Fall Time	$t_f$			32	64	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 400\text{V}, I_D = 12\text{A}, V_{\text{GS}} = 10\text{V}$		44.1	58.7	nC
Gate-Source Charge	$Q_{\text{gs}}$			7.3		nC
Gate-Drain Charge	$Q_{\text{gd}}$			17.3		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				12	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}^g$	$V_{\text{GS}} = 0\text{V}, I_S = 12\text{A}$			1.4	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ . <sup>d</sup>						
c.Guaranteed by design, not subject to production testing. <sup>e</sup>						
d.Limited only by maximum temperature allowed .						
e.Pulse width limited by safe operating area .						
f.Full package $I_{\text{S}(\text{max})} = 6\text{A}$ .						
g.Full package $V_{\text{SD}}$ test condition $I_S = 6\text{A}$ .						
h. $L = 15\text{mH}$ , $I_{\text{AS}} = 8.5\text{A}$ , $V_{\text{DD}} = 50\text{V}$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$						

**CEFT**


**CEF12N5S**




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**

CEP

**CEF12N5S**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Switching Test Circuit**



**Figure 10. Switching Waveforms**



**Figure 11. Normalized Thermal Transient Impedance Curve**