


Dual P-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

- -20V, -4.7A, $R_{DS(ON)} = 30m\Omega$ @ $V_{GS} = -10V$.
- Super High dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- Lead free product is acquired.
- TSSOP-8 for Surface Mount Package.

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 12	V
Drain Current-Continuous	I_D	-4.7	A
Drain Current-Pulsed ^a	I_{DM}	-18	A
Maximum Power Dissipation	P_D	1.25	W
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	100	$^\circ C/W$









CEG2287

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-0.5		-1.0	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = -10\text{V}, I_D = -4.7\text{A}$		25	30	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_D = -3.8\text{A}$		36	55	$\text{m}\Omega$
Dynamic Characteristics^d						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = -1.8\text{V}, I_D = -2.5\text{A}$		40		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2030		pF
Output Capacitance	C_{oss}			300		pF
Reverse Transfer Capacitance	C_{rss}			195		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = -10\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -4.5\text{V}, R_{\text{GEN}} = 24\Omega$		11	20	ns
Turn-On Rise Time	t_r			9	20	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			355	710	ns
Turn-Off Fall Time	t_f			109	220	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = -16\text{V}, I_D = -4.7\text{A}, V_{\text{GS}} = -4.5\text{V}$		19	25	nC
Gate-Source Charge	Q_{gs}			4.4		nC
Gate-Drain Charge	Q_{gd}			2.7		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				-4.7	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = -2.1\text{A}$			-1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board, $t \leq 10$ sec.
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- d.Guaranteed by design, not subject to production testing.






Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area

8




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve