


## N-Channel Enhancement Mode Field Effect Transistor


PRELIMINARY

## FEATURES

- 30V, 3.0A,  $R_{DS(ON)} = 78m\Omega$  @  $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 100m\Omega$  @  $V_{GS} = 4.5V$ .  
 $R_{DS(ON)} = 155m\Omega$  @  $V_{GS} = 2.5V$ .
- High dense cell design for extremely low  $R_{DS(ON)}$ .
- Rugged and reliable.
- Lead free product is acquired.
- TSOP-6 package.



TSOP-6

ABSOLUTE MAXIMUM RATINGS  $T_A = 25^\circ C$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Drain Current-Continuous	$I_D$	3	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	12	A
Maximum Power Dissipation	$P_D$	1.14	W
Operating and Store Temperature Range	$T_J, T_{Stg}$	-55 to 150	°C

## Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	110	°C/W



CEH3688

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}} = \pm 12\text{V}, V_{\text{DS}} = 0\text{V}$			$\pm 100$	nA
<b>On Characteristics</b> <sup>c</sup>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	0.6		1.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 3.4\text{A}$		62	78	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 3.0\text{A}$		80	100	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 2.0\text{A}$		115	155	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = 5\text{V}, I_D = 3.0\text{A}$		4		S
<b>Dynamic Characteristics</b> <sup>d</sup>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		255		pF
Output Capacitance	$C_{\text{oss}}$			80		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			50		pF
<b>Switching Characteristics</b> <sup>d</sup>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 10\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 4.5\text{V}, R_{\text{GEN}} = 6\Omega$		8	16	ns
Turn-On Rise Time	$t_r$			3	7	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			18	36	ns
Turn-Off Fall Time	$t_f$			3	7	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 10\text{V}, I_D = 2.4\text{A}, V_{\text{GS}} = 4.5\text{V}$		3	4	nC
Gate-Source Charge	$Q_{\text{gs}}$			0.6		nC
Gate-Drain Charge	$Q_{\text{gd}}$			0.9		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				1	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}$			1.1	V

## Notes :


- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board,  $t \leq 5$  sec.
- c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- d.Guaranteed by design, not subject to production testing.

CEH


**CEH3688**




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area

8




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve