



## Single N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

- 100V, 9.5A,  $R_{DS(ON)} = 15.5m\Omega$  @ $V_{GS} = 10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- Surface mount Package.



### ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Limit	Units	
Drain-Source Voltage	$V_{DS}$	100	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V	
Drain Current-Continuous	$I_D$	$T_A = 25^\circ\text{C}$	9.5	A
		$T_A = 100^\circ\text{C}$	6	A
		$T = 1 \text{ sec}^e$	17	A
		$T = 0.1 \text{ sec}^e$	25	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	38	A	
Maximum Power Dissipation	$P_D$	2.5	W	
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$	

### Thermal Characteristics


Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	50	$^\circ\text{C/W}$

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	100			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 20V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -20V, V_{DS} = 0V$			-100	nA
<b>On Characteristics <sup>c</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	2		4	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 4A$		12.5	15.5	m $\Omega$
<b>Dynamic Characteristics <sup>d</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 25V, V_{GS} = 0V, f = 1.0\text{ MHz}$		2915		pF
Output Capacitance	$C_{oss}$			250		pF
Reverse Transfer Capacitance	$C_{rss}$			145		pF
<b>Switching Characteristics <sup>d</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 50V, I_D = 5A, V_{GS} = 10V, R_{GEN} = 6\Omega$		30	60	ns
Turn-On Rise Time	$t_r$			14	28	ns
Turn-Off Delay Time	$t_{d(off)}$			80	160	ns
Turn-Off Fall Time	$t_f$			19	38	ns
Total Gate Charge	$Q_g$	$V_{DS} = 50V, I_D = 5A, V_{GS} = 10V$		76	101	nC
Gate-Source Charge	$Q_{gs}$			14		nC
Gate-Drain Charge	$Q_{gd}$			21		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				2	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 2A$			1.2	V
<b>Notes :</b> □ a.Repetitive Rating : Pulse width limited by maximum junction temperature.□ b.Surface Mounted on FR4 Board, $t \leq 10\text{ sec.}$ □ c.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ .□ d.Guaranteed by design, not subject to production testing.□ e.Refer to Figure8						




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area



Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve