



Dual Enhancement Mode Field Effect Transistor (N and P Channel)

FEATURES

5

- 20V, 6A, $R_{DS(ON)} = 30m\Omega$ @ $V_{GS} = 4.5V$.
 $R_{DS(ON)} = 40m\Omega$ @ $V_{GS} = 2.5V$.
- -20V, -4.3A, $R_{DS(ON)} = 90m\Omega$ @ $V_{GS} = -4.5V$.
 $R_{DS(ON)} = 120m\Omega$ @ $V_{GS} = -2.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- Surface mount Package.

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Drain Current-Continuous	I_D	6	-4.3	A
Drain Current-Pulsed ^a	I_{DM}	35	-17	A
Maximum Power Dissipation	P_D	2.0		W
Operating and Store Temperature Range	T_J, T_{Stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	62.5	°C/W



CEM2030

N-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	0.5		1	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 6.0\text{A}$		24	30	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 10\text{V}, I_D = 6.0\text{A}$	7	18		S
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 8\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1660		pF
Output Capacitance	C_{oss}			470		pF
Reverse Transfer Capacitance	C_{rss}			110		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 10\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 4.5\text{V}, R_{\text{GEN}} = 6\Omega$		23	32	ns
Turn-On Rise Time	t_r			20	28	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			45	63	ns
Turn-On Fall Time	t_f			16	22	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 10\text{V}, I_D = 6\text{A}, V_{\text{GS}} = 4.5\text{V}$		23	30	nC
Gate-Source Charge	Q_{gs}			4.5		nC
Gate-Drain Charge	Q_{gd}			8		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				1.7	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 1.7\text{A}$			1.2	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Surface Mounted on FR4 Board, $t \leq 10 \text{ sec}$.						
c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.						
d.Guaranteed by design, not subject to production testing.						















P-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-0.6			V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -4.5\text{V}, I_D = -2.2\text{A}$		50	90	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}} = -16\text{V}, I_D = -2.2\text{A}$	4	6		S
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1430		pF
Output Capacitance	C_{oss}			800		pF
Reverse Transfer Capacitance	C_{rss}			325		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -10\text{V}, I_D = -2.2\text{A}, V_{\text{GS}} = -4.5\text{V}, R_{\text{GEN}} = 6\Omega$		20	28	ns
Turn-On Rise Time	t_r			21	30	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			76	106	ns
Turn-On Fall Time	t_f			56	78	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = -6\text{V}, I_D = -2.2\text{A}, V_{\text{GS}} = -4.5\text{V}$		19.4	25	nC
Gate-Source Charge	Q_{gs}			3		nC
Gate-Drain Charge	Q_{gd}			5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				-2.5	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = -1.8\text{A}$			-1.0	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board, $t \leq 10$ sec.
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- d.Guaranteed by design, not subject to production testing.

N-CHANNEL

Figure 1. Output Characteristics

Figure 2. Transfer Characteristics

Figure 3. Capacitance

Figure 4. On-Resistance Variation with Temperature

Figure 5. Gate Threshold Variation with Temperature

Figure 6. Body Diode Forward Voltage Variation with Source Current

P-CHANNEL**Figure 7. Output Characteristics****Figure 9. Capacitance****Figure 8. Transfer Characteristics****Figure 10. On-Resistance Variation with Temperature****Figure 11. Gate Threshold Variation with Temperature****Figure 12. Body Diode Forward Voltage Variation with Source Current**

N-CHANNEL




Figure 13. Gate Charge

P-CHANNEL




Figure 15. Gate Charge




Figure 14. Maximum Safe Operating Area




Figure 16. Maximum Safe Operating Area




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms




Figure 19. Normalized Thermal Transient Impedance Curve