



Dual Enhancement Mode Field Effect Transistor (N and P Channel)

FEATURES

- 20V, 6A, $R_{DS(ON)} = 30m\Omega$ @ $V_{GS} = 4.5V$.
 $R_{DS(ON)} = 40m\Omega$ @ $V_{GS} = 2.5V$.
- -20V, -4.3A, $R_{DS(ON)} = 90m\Omega$ @ $V_{GS} = -4.5V$.
 $R_{DS(ON)} = 120m\Omega$ @ $V_{GS} = -2.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- Lead free product is acquired.
- Surface mount Package.



ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Drain Current-Continuous	I_D	6	-4.3	A
Drain Current-Pulsed ^a	I_{DM}	35	-17	A
Maximum Power Dissipation	P_D	2.0		W
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	62.5	$^\circ C/W$



CEM2030

N-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 20V, V_{GS} = 0V$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{GS} = 12V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{GS} = -12V, V_{DS} = 0V$			-100	nA
On Characteristics ^c						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	0.5		1	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 4.5V, I_D = 6.0A$		24	30	$m\Omega$
		$V_{GS} = 2.5V, I_D = 5.2A$		29	40	$m\Omega$
Forward Transconductance	g_{FS}	$V_{DS} = 10V, I_D = 6.0A$	7	18		S
Dynamic Characteristics ^d						
Input Capacitance	C_{iss}	$V_{DS} = 8V, V_{GS} = 0V,$ $f = 1.0\text{ MHz}$		1660		pF
Output Capacitance	C_{oss}			470		pF
Reverse Transfer Capacitance	C_{rss}			110		pF
Switching Characteristics ^d						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10V, I_D = 1A,$ $V_{GS} = 4.5V, R_{GEN} = 6\Omega$		23	32	ns
Turn-On Rise Time	t_r			20	28	ns
Turn-Off Delay Time	$t_{d(off)}$			45	63	ns
Turn-On Fall Time	t_f			16	22	ns
Total Gate Charge	Q_g	$V_{DS} = 10V, I_D = 6A,$ $V_{GS} = 4.5V$		23	30	nC
Gate-Source Charge	Q_{gs}			4.5		nC
Gate-Drain Charge	Q_{gd}			8		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				1.7	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{GS} = 0V, I_S = 1.7A$			1.2	V
Notes : a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Surface Mounted on FR4 Board, $t \leq 10$ sec. c.Pulse Test : Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$. d.Guaranteed by design, not subject to production testing.						



P-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

5

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16V, V_{GS} = 0V$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{GS} = 12V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{GS} = -12V, V_{DS} = 0V$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = -250\mu A$	-0.6			V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = -4.5V, I_D = -2.2A$		50	90	$m\Omega$
		$V_{GS} = -2.5V, I_D = -1.8A$		80	120	$m\Omega$
Forward Transconductance	g_{FS}	$V_{DS} = -16V, I_D = -2.2A$	4	6		S
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{DS} = -15V, V_{GS} = 0V,$ $f = 1.0\text{ MHz}$		1430		pF
Output Capacitance	C_{oss}			800		pF
Reverse Transfer Capacitance	C_{rss}			325		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10V, I_D = -2.2A,$ $V_{GS} = -4.5V, R_{GEN} = 6\Omega$		20	28	ns
Turn-On Rise Time	t_r			21	30	ns
Turn-Off Delay Time	$t_{d(off)}$			76	106	ns
Turn-On Fall Time	t_f			56	78	ns
Total Gate Charge	Q_g			19.4	25	nC
Gate-Source Charge	Q_{gs}	$V_{DS} = -6V, I_D = -2.2A,$ $V_{GS} = -4.5V$		3		nC
Gate-Drain Charge	Q_{gd}			5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				-2.5	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{GS} = 0V, I_S = -1.8A$			-1.0	V
Notes : a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Surface Mounted on FR4 Board, $t \leq 10$ sec. c.Pulse Test : Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$. d.Guaranteed by design, not subject to production testing.						



N-CHANNEL




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



P-CHANNEL




Figure 7. Output Characteristics




Figure 8. Transfer Characteristics




Figure 9. Capacitance




Figure 10. On-Resistance Variation with Temperature




Figure 11. Gate Threshold Variation with Temperature




Figure 12. Body Diode Forward Voltage Variation with Source Current



CEM2030

N-CHANNEL




Figure 13. Gate Charge




Figure 14. Maximum Safe Operating Area

P-CHANNEL




Figure 15. Gate Charge




Figure 16. Maximum Safe Operating Area




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms




Figure 19. Normalized Thermal Transient Impedance Curve