



Dual N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

- 30V, 7.6A, $R_{DS(ON)} = 22m\Omega$ @ $V_{GS} = 10V$.
 $R_{DS(ON)} = 33m\Omega$ @ $V_{GS} = 4.5V$.
- 20V, 6A, $R_{DS(ON)} = 27m\Omega$ @ $V_{GS} = 4.5V$.
 $R_{DS(ON)} = 40m\Omega$ @ $V_{GS} = 2.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- Surface mount Package.

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Channel 1	Channel 2	Units
Drain-Source Voltage	V_{DS}	30	20	V
Gate-Source Voltage	V_{GS}	± 20	± 12	V
Drain Current-Continuous	I_D	7.6	6	A
Drain Current-Pulsed ^a	I_{DM}	30	24	A
Maximum Power Dissipation	P_D	2.0		W
Operating and Store Temperature Range	T_J, T_{Stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	62.5	°C/W



CEM26138

N-Channel(Q1) Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 6.3\text{A}$		17	22	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 5.0\text{A}$		27	33	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		590		pF
Output Capacitance	C_{oss}			125		pF
Reverse Transfer Capacitance	C_{rss}			95		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 15\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		10		ns
Turn-On Rise Time	t_r			4		ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			25		ns
Turn-Off Fall Time	t_f			4		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 15\text{V}, I_D = 6\text{A}, V_{\text{GS}} = 5\text{V}$		13		nC
Gate-Source Charge	Q_{gs}			2		nC
Gate-Drain Charge	Q_{gd}			3.5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				1.6	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 1.6\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board, $t \leq 10 \text{ sec.}$
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- d.Guaranteed by design, not subject to production testing.









CEM26138







N-Channel(Q2) Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted





Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	0.5		1.5	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 6\text{A}$		21	27	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_{\text{D}} = 5.2\text{A}$		32	40	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 8\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		720		pF
Output Capacitance	C_{oss}			130		pF
Reverse Transfer Capacitance	C_{rss}			95		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 10\text{V}, I_{\text{D}} = 1\text{A}, V_{\text{GS}} = 4.5\text{V}, R_{\text{GEN}} = 6\Omega$		10		ns
Turn-On Rise Time	t_{r}			7		ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			34		ns
Turn-Off Fall Time	t_{f}			6		ns
Total Gate Charge	Q_{g}	$V_{\text{DS}} = 10\text{V}, I_{\text{D}} = 6\text{A}, V_{\text{GS}} = 4.5\text{V}$		6.8		nC
Gate-Source Charge	Q_{gs}			0.5		nC
Gate-Drain Charge	Q_{gd}			1.8		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_{s}				1.7	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_{\text{s}} = 1.7\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board, t ≤ 10 sec.
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- d.Guaranteed by design, not subject to production testing.

CHANNEL 1

Figure 1. Output Characteristics

Figure 2. Transfer Characteristics

Figure 3. Capacitance

Figure 4. On-Resistance Variation with Temperature

Figure 5. Gate Threshold Variation with Temperature

Figure 6. Body Diode Forward Voltage Variation with Source Current

CHANNEL 2

Figure 7. Output Characteristics

Figure 8. Transfer Characteristics

Figure 9. Capacitance

Figure 10. On-Resistance Variation with Temperature

Figure 11. Gate Threshold Variation with Temperature

Figure 12. Body Diode Forward Voltage Variation with Source Current

CHANNEL 1**Figure 13. Gate Charge****CHANNEL 2****Figure 15. Gate Charge****Figure 14. Maximum Safe Operating Area****Figure 16. Maximum Safe Operating Area**




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms




Figure 19. Normalized Thermal Transient Impedance Curve