



## Dual Enhancement Mode Field Effect Transistor (N and P Channel)

## FEATURES

5

- 30V, 7.6A,  $R_{DS(ON)} = 22m\Omega$  @ $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 32m\Omega$  @ $V_{GS} = 4.5V$ .
- -30V, -5.9A,  $R_{DS(ON)} = 36m\Omega$  @ $V_{GS} = -10V$ .  
 $R_{DS(ON)} = 52m\Omega$  @ $V_{GS} = -4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead free product is acquired.
- Surface mount Package.

ABSOLUTE MAXIMUM RATINGS  $T_A = 25^\circ C$  unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	$V_{DS}$	30	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Drain Current-Continuous	$I_D$	7.6	-5.9	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	30	25	A
Maximum Power Dissipation	$P_D$	2.0		W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

## Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	62.5	°C/W




# CEM3259

## N-Channel Electrical Characteristics $T_A = 25\text{ C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 30\text{V}, V_{GS} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 20\text{V}, V_{DS} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -20\text{V}, V_{DS} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>c</sup></b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{DS(\text{on})}$	$V_{GS} = 10\text{V}, I_D = 7.6\text{A}$		18	22	$\text{m}\Omega$
		$V_{GS} = 4.5\text{V}, I_D = 6.1\text{A}$		25	32	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Forward Transconductance	$g_{FS}$	$V_{DS} = 15\text{V}, I_D = 7.6\text{A}$		5		S
Input Capacitance	$C_{iss}$	$V_{DS} = 15\text{V}, V_{GS} = 0\text{V}, f = 1.0 \text{ MHz}$		1080		pF
Output Capacitance	$C_{oss}$			220		pF
Reverse Transfer Capacitance	$C_{rss}$			140		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 15\text{V}, I_D = 1\text{A}, V_{GS} = 10\text{V}, R_{GEN} = 6\Omega$		16	30	ns
Turn-On Rise Time	$t_r$			9	20	ns
Turn-Off Delay Time	$t_{d(off)}$			31	60	ns
Turn-Off Fall Time	$t_f$			10	20	ns
Total Gate Charge	$Q_g$	$V_{DS} = 15\text{V}, I_D = 7.6\text{A}, V_{GS} = 10\text{V}$		19.8	26	nC
Gate-Source Charge	$Q_{gs}$			3.5		nC
Gate-Drain Charge	$Q_{gd}$			3.8		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				7.6	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{SD}$	$V_{GS} = 0\text{V}, I_S = 1\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board,  $t \leq 10 \text{ sec}$ .
- c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- d.Guaranteed by design, not subject to production testing.



# CEM3259

## P-Channel Electrical Characteristics $T_A = 25\text{ C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -30\text{V}, V_{GS} = 0\text{V}$			-1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 20\text{V}, V_{DS} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -20\text{V}, V_{DS} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{GS} = V_{DS}, I_D = -250\mu\text{A}$	-1		-3	V
Static Drain-Source On-Resistance	$R_{DS(\text{on})}$	$V_{GS} = -10\text{V}, I_D = -5.9\text{A}$		30	36	$\text{m}\Omega$
		$V_{GS} = -4.5\text{V}, I_D = -4.7\text{A}$		40	52	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Forward Transconductance	$g_{FS}$	$V_{DS} = -10\text{V}, I_D = -5.9\text{A}$		9		S
Input Capacitance	$C_{iss}$	$V_{DS} = -15\text{V}, V_{GS} = 0\text{V}, f = 1.0 \text{ MHz}$		1160		pF
Output Capacitance	$C_{oss}$			260		pF
Reverse Transfer Capacitance	$C_{rss}$			160		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -15\text{V}, I_D = -1\text{A}, V_{GS} = -10\text{V}, R_{GEN} = 6\Omega$		15	30	ns
Turn-On Rise Time	$t_r$			8	16	ns
Turn-Off Delay Time	$t_{d(off)}$			60	120	ns
Turn-Off Fall Time	$t_f$			24	48	ns
Total Gate Charge	$Q_g$	$V_{DS} = -15\text{V}, I_D = -5.3\text{A}, V_{GS} = -10\text{V}$		19.4	25.8	nC
Gate-Source Charge	$Q_{gs}$			4.4		nC
Gate-Drain Charge	$Q_{gd}$			2.9		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				-5.9	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$V_{GS} = 0\text{V}, I_S = -1\text{A}$			-1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- c.Guaranteed by design, not subject to production testing.



# CEM3259

5

## N-CHANNEL




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature





Figure 6. Body Diode Forward Voltage Variation with Source Current



# CEM3259

## P-CHANNEL




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature








Figure 6. Body Diode Forward Voltage Variation with Source Current

**N-CHANNEL****Figure 13. Gate Charge****P-CHANNEL****Figure 15. Gate Charge****Figure 14. Maximum Safe Operating Area****Figure 16. Maximum Safe Operating Area**




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms




Figure 19. Normalized Thermal Transient Impedance Curve