

CEM 3350

Electrical Characteristics

$V_{CC} = +12V$ $V_{EE} = -12V$ $I_{REF} = 400\mu A$ $T_A = 20^\circ C$				
Parameter	Minimum	Typical	Maximum	Units
Frequency Control Range	12	13.5	—	octaves
Frequency C.V. Input Range ¹	+60	—	+260	mV
Frequency Control Scale Factor, Midrange	-18.5	-19.6	-20.6	mV/octave
Q Control Range ²	0.05	—	oscillation	mV
Q C.V. Input Range	+40	—	-150	mV/10x
Q Control Scale Factor, Midrange	-62	-65	-68	
Maximum Q Without Enhancement	30	50	—	
Tempco of Frequency and Q Control Scales	+3000	+3300	+3600	ppm
Exponential Error of Frequency and Q Control Scales ³	—	3.0	10	%
Transconductance of Frequency Transconductors, $V_{CF} = 0$	4900	6900	9700	μmho
Transconductance of Q Transconductor, $V_{CF, Q} = 0$	3200	4900	7400	μmho
Maximum Transconductance of Frequency and Q Transconductors	11,000	14,200	18,500	μmho
Tempco of Transconductance at $V_{CF, Q} = 0$	-3000	-3300	-3600	ppm
Frequency Control Feedthrough ⁴	—	1.0	4.0	mV
Q Control Feedthrough ⁵	—	1.0	3.0	mV
Output DC Offset, midrange	—	± 1.0	± 5.0	mV
Distortion in Passband ⁶	—	1.0	5.0	%
Output Noise ⁷	—	0.8	2.5	$\mu V, R.M.S.$
Signal Input Bias Current, $V_{CF, Q} = 0$ ⁸	0.6	1.4	2.8	μA
Frequency and Q Control Input Bias Current	0.7	1.6	3.2	μA
Transconductor Output Impedance ⁹	1.0	4.0	—	M ohm
$V_{CF, Q} = 0$				
Voltage at Pin 1 Referred to V_{EE}	1.2	1.4	1.6	V
Reference Current Range	10	—	600	μA
Positive Supply Current, $V_{CF, Q} = 0$	—	2.5	3.0	mA
Negative Supply Current	—	6.5	7.5	mA
Supply Voltage Range ¹⁰	± 3	—	± 16	V

Notes

- Note 1.** Nominal for 1000:1 Sweep
Note 2. With Q Enhancement
Note 3. $+60mV < V_{CF} < +260mV$. Most of this error occurs at higher transconductance portion of scale.
Note 4. $+60mV < V_{CF} < +260mV$. As appears at V_{CP} or V_{BP} pin.
Note 5. $-150mV < V_{CQ} < +40mV$. As appears at V_{CP} or V_{BP} pin.
Note 6. V_{IF} or $V_{IV} = 40$ mV.P.P.
Note 7. $V_{CF} = 0$. As appears at V_{CP} or V_{BP} pin. 20KHz bandwidth.
Note 8. Varies proportionally with transconductance.
Note 9. Varies inversely with transconductance.
Note 10. Total supply voltage across the chip should not exceed 26V.




FIGURE 5: HI Q OVERLOAD LIMITER USING BANDPASS OUTPUT




FIGURE 6: HI Q OVERLOAD LIMITER USING LOWPASS OUTPUT




FIGURE 9: Q ENHANCEMENT

CES
 CURTIS ELECTROMUSIC SPECIALTIES