



Dual N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 40V, 5.8A, $R_{DS(ON)} = 38m\Omega$ @ $V_{GS} = 10V$.
- $R_{DS(ON)} = 50m\Omega$ @ $V_{GS} = 4.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- Surface mount Package.

5

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	5.8	A
Drain Current-Pulsed ^a	I_{DM}	23	A
Maximum Power Dissipation	P_D	2.5	W
Operating and Store Temperature Range	T_J, T_{Stg}	-55 to 150	$^\circ C$

Thermal Characteristics







Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	62.5	$^\circ C/W$

**Electrical Characteristics** $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	40			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 5.8\text{A}$		32	38	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 5.3\text{A}$		40	50	$\text{m}\Omega$
Dynamic Characteristics^c						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 5\text{V}, I_D = 5.8\text{A}$		5		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		685		pF
Output Capacitance	C_{oss}			115		pF
Reverse Transfer Capacitance	C_{rss}			70		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 20\text{V}, I_D = 6\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3\Omega$		10	20	ns
Turn-On Rise Time	t_r			4	8	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			27	54	ns
Turn-Off Fall Time	t_f			4	8	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 20\text{V}, I_D = 6\text{A}, V_{\text{GS}} = 4.5\text{V}$		6.6	8.7	nC
Gate-Source Charge	Q_{gs}			1.9		nC
Gate-Drain Charge	Q_{gd}			3		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				5.8	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 1.9\text{A}$			1.3	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
 b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 c.Guaranteed by design, not subject to production testing.

**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve