



# CEM4410



March 1998

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

5

- 30V , 10A ,  $R_{DS(ON)}=13.5\text{m}\Omega$  @ $V_{GS}=10\text{V}$ .  
 $R_{DS(ON)}=20\text{m}\Omega$  @ $V_{GS}=4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Surface mount Package.



### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	30	V
Gate-Source Voltage	V <sub>GS</sub>	$\pm 20$	V
Drain Current-Continuous <sup>a</sup> @ T <sub>J</sub> =125°C -Pulsed <sup>b</sup>	I <sub>D</sub>	$\pm 10$	A
	I <sub>DM</sub>	$\pm 30$	A
Drain-Source Diode Forward Current <sup>a</sup>	I <sub>S</sub>	2.3	A
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	2.5	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient <sup>a</sup>	R <sub>θ JA</sub>	50	°C/W
------------------------------------------------------	-------------------	----	------

# CEM4410

## ELECTRICAL CHARACTERISTICS (TA=25°C unless otherwise noted)

**5**

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V			±100	nA
<b>ON CHARACTERISTICS<sup>b</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1	1.6	3	V
Drain-Source On-State Resistance	R <sub>D(S(ON))</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =10A		11	13.5	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =5A		16.5	20.0	mΩ
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> =5V, V <sub>GS</sub> =10V	30			A
Forward Transconductance	g <sub>F</sub>	V <sub>DS</sub> =15V, I <sub>D</sub> =10A	5	19		S
<b>DYNAMIC CHARACTERISTICS<sup>c</sup></b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =10V, V <sub>GS</sub> =0V f=1.0MHz		1214	1600	pF
Output Capacitance	C <sub>oss</sub>			689	900	pF
Reverse Transfer Capacitance	C <sub>rss</sub>			163	220	pF
<b>SWITCHING CHARACTERISTICS<sup>c</sup></b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> =25V, I <sub>D</sub> =1A, V <sub>GS</sub> =10V, R <sub>GEN</sub> =6Ω R <sub>L</sub> =25Ω		15	30	ns
Rise Time	t <sub>r</sub>			10	20	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			56	100	ns
Fall Time	t <sub>f</sub>			42	80	ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =15V, I <sub>D</sub> =10A, V <sub>GS</sub> =10V		35	60	nC
Gate-Source Charge	Q <sub>gs</sub>			5		nC
Gate-Drain Charge	Q <sub>gd</sub>			7		nC

# CEM4410

## ELECTRICAL CHARACTERISTICS ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS<sup>b</sup></b>						
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0V, I <sub>S</sub> = 2.3A		0.76	1.1	V

5

### Notes

- a. Surface Mounted on FR4 Board, t ≤ 10sec.
- b. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance






Figure 4. On-Resistance Variation with Drain Current and Temperature

# CEM4410


5




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Breakdown Voltage Variation with Temperature**




**Figure 7. Transconductance Variation with Drain Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 10. Maximum Safe Operating Area**

# CEM4410

5




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve