




CEP02N7G/CEB02N7G CEF02N7G

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP02N7G	700V	6.75Ω	2A	10V
CEB02N7G	700V	6.75Ω	2A	10V
CEF02N7G	700V	6.75Ω	2A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- Lead free product is acquired.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	700		V
Gate-Source Voltage	V _{GS}	± 30		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I _D	2	2 ^d	A
		1.3	1.3 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	8	8 ^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P _D	60	33	W
		0.48	0.26	W/°C
Single Pulsed Avalanche Energy ^h	E _{AS}	11.25		mJ
Single Pulsed Avalanche Current ^h	I _{AS}	1.5		A
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	2.1	3.9	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W



CEP02N7G/CEB02N7G CEF02N7G

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	700			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 700\text{V}, V_{\text{GS}} = 0\text{V}$			25	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 1\text{A}$		5.4	6.75	Ω
Dynamic Characteristics^c						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 50\text{V}, I_D = 1\text{A}$		1.5		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		315		pF
Output Capacitance	C_{oss}			55		pF
Reverse Transfer Capacitance	C_{rss}			20		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_D = 2\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 18\Omega$		14		ns
Turn-On Rise Time	t_r			12.5		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			23		ns
Turn-Off Fall Time	t_f			10		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 480\text{V}, I_D = 2\text{A}, V_{\text{GS}} = 10\text{V}$		9		nC
Gate-Source Charge	Q_{gs}			1.5		nC
Gate-Drain Charge	Q_{gd}			5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S^f				2	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}^g$			1.5	V
Notes : a.Repetitive Rating : Pulse width limited by maximum junction temperature . b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$. c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . f.Full package $I_{\text{S}(\text{max})} = 1.5\text{A}$. g.Full package V_{SD} test condition $I_S = 1.5\text{A}$. h. $L = 10\text{mH}, I_{\text{AS}} = 1.5\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$						



CEP02N7G/CEB02N7G CEF02N7G




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP02N7G/CEB02N7G CEF02N7G




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve