

**CET**




# CEP13N5A/CEB13N5A CEF13N5A

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

Type	$V_{DSS}$	$R_{DS(ON)}$	$I_D$	@ $V_{GS}$
CEP13N5A	500V	0.48Ω	13A	10V
CEB13N5A	500V	0.48Ω	13A	10V
CEF13N5A	500V	0.48Ω	13A <sup>d</sup>	10V

- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.

CEB SERIES  
TO-263(DD-PAK)CEP SERIES  
TO-220CEF SERIES  
TO-220F

### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	$V_{DS}$	500		V
Gate-Source Voltage	$V_{GS}$	$\pm 30$		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	13 8	13 <sup>d</sup> 8 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$ <sup>e</sup>	52	52 <sup>d</sup>	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	208 1.7	52 0.4	W W/°C
Single Pulsed Avalanche Energy <sup>h</sup>	$E_{AS}$	542		mJ
Single Pulsed Avalanche Current <sup>h</sup>	$I_{AS}$	8.5		A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	0.6	2.4	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	62.5	65	°C/W



# CEP13N5A/CEB13N5A CEF13N5A

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	500			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 500\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 6.5\text{A}$		0.38	0.48	$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1965		pF
Output Capacitance	$C_{\text{oss}}$			185		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			1		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 250\text{V}, I_D = 13\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		32	64	ns
Turn-On Rise Time	$t_r$			18	36	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			79	158	ns
Turn-Off Fall Time	$t_f$			16	32	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 400\text{V}, I_D = 13\text{A}, V_{\text{GS}} = 10\text{V}$		31	40	nC
Gate-Source Charge	$Q_{\text{gs}}$			11		nC
Gate-Drain Charge	$Q_{\text{gd}}$			7		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				13	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}^g$	$V_{\text{GS}} = 0\text{V}, I_S = 13\text{A}$			1.4	V
Notes : a.Repetitive Rating : Pulse width limited by maximum junction temperature . b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ . c.Guaranteed by design, not subject to production testing. d.Limited only by maximum temperature allowed . e.Pulse width limited by safe operating area . f.Full package $I_{\text{S}(\text{max})} = 6.6\text{A}$ . g.Full package $V_{\text{SD}}$ test condition $I_S = 6.6\text{A}$ . h.L = 15mH, IAS = 8.5A, VDD = 50V, RG = 25Ω, Starting TJ = 25 C						

**CET**

# CEP13N5A/CEB13N5A CEF13N5A




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

**CET**

# CEP13N5A/CEB13N5A CEF13N5A




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve