




# CEP20N06/CEB20N06

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 60V, 25A,  $R_{DS(ON)} = 55m\Omega$  @  $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 75m\Omega$  @  $V_{GS} = 4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead free product is acquired.
- TO-220 & TO-263 package.

CEB SERIES  
TO-263(DD-PAK)CEP SERIES  
TO-220

### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	25	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	70	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	$P_D$	83 0.56	W W/ $^\circ C$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ C$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	1.8	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	62.5	$^\circ C/W$



# CEP20N06/CEB20N06

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

4


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	60			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 55\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		42	55	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = 10\text{V}, I_D = 20\text{A}$		55	75	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		890		pF
Output Capacitance	$C_{\text{oss}}$			173		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			21		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 30\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		12	25	ns
Turn-On Rise Time	$t_r$			7	20	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			34	65	ns
Turn-Off Fall Time	$t_f$			9	30	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 30\text{V}, I_D = 15\text{A}, V_{\text{GS}} = 10\text{V}$		19	25	nC
Gate-Source Charge	$Q_{\text{gs}}$			2.8		nC
Gate-Drain Charge	$Q_{\text{gd}}$			3.6		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				25	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 15\text{A}$			1.3	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- c.Guaranteed by design, not subject to production testing.




# CEP20N06/CEB20N06




V<sub>DS</sub>, Drain-to-Source Voltage (V)

**Figure 1. Output Characteristics**




V<sub>GS</sub>, Gate-to-Source Voltage (V)

**Figure 2. Transfer Characteristics**




V<sub>DS</sub>, Drain-to-Source Voltage (V)

**Figure 3. Capacitance**




T<sub>J</sub>, Junction Temperature (°C)

**Figure 4. On-Resistance Variation with Temperature**



T<sub>J</sub>, Junction Temperature (°C)

**Figure 5. Gate Threshold Variation with Temperature**



V<sub>SD</sub>, Body Diode Forward Voltage (V)

**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve