



CEP5175/CEB5175

P-Channel Enhancement Mode Field Effect Transistor


PRELIMINARY

FEATURES


- -55V, -50A, $R_{DS(ON)} = 23m\Omega$ @ $V_{GS} = 10V$.
 $R_{DS(ON)} = 28m\Omega$ @ $V_{GS} = 4.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- TO-220 & TO-263 package.



CEB SERIES
TO-263(DD-PAK)



CEP SERIES
TO-220



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted


| Parameter | Symbol | Limit | Units |
|--|----------------|------------|--------------------|
| Drain-Source Voltage | V_{DS} | -55 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | V |
| Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$ | I_D | -50 -32 | A |
| Drain Current-Pulsed ^a | I_{DM} | -200 | A |
| Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above 25 $^\circ C$ | P_D | 96 0.77 | W W/ $^\circ C$ |
| Operating and Store Temperature Range | T_J, T_{stg} | -55 to 150 | $^\circ C$ |

Thermal Characteristics

| Parameter | Symbol | Limit | Units |
|---|----------|-------|--------------|
| Thermal Resistance, Junction-to-Case | R_{JC} | 1.3 | $^\circ C/W$ |
| Thermal Resistance, Junction-to-Ambient | R_{JA} | 62.5 | $^\circ C/W$ |

This is preliminary information on a new product in development now .
Details are subject to change without notice .

Rev 1. 2014.Apr
<http://www.cetsemi.com>



CEP5175/CEB5175

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
|---|----------------------------|---|-----|------|------|------------------|
| Off Characteristics | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$ | -55 | | | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{\text{DS}} = -55\text{V}, V_{\text{GS}} = 0\text{V}$ | | | -1 | μA |
| Gate Body Leakage Current, Forward | I_{GSSF} | $V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$ | | | 100 | nA |
| Gate Body Leakage Current, Reverse | I_{GSSR} | $V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$ | | | -100 | nA |
| On Characteristics^b | | | | | | |
| Gate Threshold Voltage | $V_{\text{GS}(\text{th})}$ | $V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$ | -1 | | -3 | V |
| Static Drain-Source On-Resistance | $R_{\text{DS}(\text{on})}$ | $V_{\text{GS}} = -10\text{V}, I_D = -20\text{A}$ | | 18 | 23 | $\text{m}\Omega$ |
| | | $V_{\text{GS}} = -4.5\text{V}, I_D = -10\text{A}$ | | 20 | 28 | $\text{m}\Omega$ |
| Dynamic Characteristics^c | | | | | | |
| Input Capacitance | C_{iss} | $V_{\text{DS}} = -25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$ | | 3435 | | pF |
| Output Capacitance | C_{oss} | | | 315 | | pF |
| Reverse Transfer Capacitance | C_{rss} | | | 155 | | pF |
| Switching Characteristics^c | | | | | | |
| Turn-On Delay Time | $t_{\text{d}(\text{on})}$ | $V_{\text{DD}} = -45\text{V}, I_D = -20\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 6\Omega$ | | 18 | | ns |
| Turn-On Rise Time | t_r | | | 10 | | ns |
| Turn-Off Delay Time | $t_{\text{d}(\text{off})}$ | | | 175 | | ns |
| Turn-Off Fall Time | t_f | | | 60 | | ns |
| Total Gate Charge | Q_g | $V_{\text{DS}} = -45\text{V}, I_D = -20\text{A}, V_{\text{GS}} = -4.5\text{V}$ | | 35 | | nC |
| Gate-Source Charge | Q_{gs} | | | 12 | | nC |
| Gate-Drain Charge | Q_{gd} | | | 16 | | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| Drain-Source Diode Forward Current | I_S | | | | -50 | A |
| Drain-Source Diode Forward Voltage ^b | V_{SD} | $V_{\text{GS}} = 0\text{V}, I_S = -20\text{A}$ | | | -1.2 | V |

Notes : □

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.□

c.Guaranteed by design, not subject to production testing.□




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP5175/CEB5175




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve