




CED2182/CEU2182

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 20V, 42A, $R_{DS(ON)} = 18m\Omega$ @ $V_{GS} = 4.5V$.
 $R_{DS(ON)} = 25m\Omega$ @ $V_{GS} = 2.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

| Parameter | Symbol | Limit | Units |
|---|----------------|------------|--------------------|
| Drain-Source Voltage | V_{DS} | 20 | V |
| Gate-Source Voltage | V_{GS} | ± 12 | V |
| Drain Current-Continuous | I_D | 42 | A |
| Drain Current-Pulsed ^a | I_{DM} | 170 | A |
| Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$ | P_D | 50 0.33 | W W/ $^\circ C$ |
| Operating and Store Temperature Range | T_J, T_{stg} | -55 to 175 | $^\circ C$ |

Thermal Characteristics

| Parameter | Symbol | Limit | Units |
|---|-----------------|-------|--------------|
| Thermal Resistance, Junction-to-Case | $R_{\theta JC}$ | 3.0 | $^\circ C/W$ |
| Thermal Resistance, Junction-to-Ambient | $R_{\theta JA}$ | 50 | $^\circ C/W$ |



CED2182/CEU2182

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
|---|----------------------------|--|-----|-----|-----|------------------|
| Off Characteristics | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$ | 20 | | | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$ | | | 1 | μA |
| Gate Body Leakage Current, Forward | I_{GSSF} | $V_{\text{GS}} = 12\text{V}, V_{\text{DS}} = 0\text{V}$ | | | 10 | μA |
| Gate Body Leakage Current, Reverse | I_{GSSR} | $V_{\text{GS}} = -12\text{V}, V_{\text{DS}} = 0\text{V}$ | | | -10 | μA |
| On Characteristics^b | | | | | | |
| Gate Threshold Voltage | $V_{\text{GS}(\text{th})}$ | $V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$ | 0.6 | | 1.2 | V |
| Static Drain-Source On-Resistance | $R_{\text{DS}(\text{on})}$ | $V_{\text{GS}} = 4.5\text{V}, I_D = 15\text{A}$ | | 15 | 18 | $\text{m}\Omega$ |
| | | $V_{\text{GS}} = 2.5\text{V}, I_D = 10\text{A}$ | | 20 | 25 | $\text{m}\Omega$ |
| Forward Transconductance | g_{FS} | $V_{\text{DS}} = 5\text{V}, I_D = 18\text{A}$ | | 36 | | S |
| Dynamic Characteristics^c | | | | | | |
| Input Capacitance | C_{iss} | $V_{\text{DS}} = 8\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$ | | 950 | | pF |
| Output Capacitance | C_{oss} | | | 470 | | pF |
| Reverse Transfer Capacitance | C_{rss} | | | 150 | | pF |
| Switching Characteristics^c | | | | | | |
| Turn-On Delay Time | $t_{\text{d}(\text{on})}$ | $V_{\text{DD}} = 10\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 4.5\text{V}, R_{\text{GEN}} = 6\Omega$ | | 13 | 40 | ns |
| Turn-On Rise Time | t_r | | | 12 | 40 | ns |
| Turn-Off Delay Time | $t_{\text{d}(\text{off})}$ | | | 60 | 130 | ns |
| Turn-Off Fall Time | t_f | | | 30 | 40 | ns |
| Total Gate Charge | Q_g | $V_{\text{DS}} = 10\text{V}, I_D = 6\text{A}, V_{\text{GS}} = 4.5\text{V}$ | | 15 | 20 | nC |
| Gate-Source Charge | Q_{gs} | | | 2.5 | | nC |
| Gate-Drain Charge | Q_{gd} | | | 3.5 | | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| Drain-Source Diode Forward Current | I_S | | | | 18 | A |
| Drain-Source Diode Forward Voltage ^b | V_{SD} | $V_{\text{GS}} = 0\text{V}, I_S = 18\text{A}$ | | | 1.2 | V |

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.



CED2182/CEU2182




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve