




# CEU4269A

## Dual Enhancement Mode Field Effect Transistor (N and P Channel)


PRELIMINARY

### FEATURES

- 40V , 8A ,  $R_{DS(ON)} = 32m\Omega$  @  $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 46m\Omega$  @  $V_{GS} = 4.5V$ .
- -40V , -8A ,  $R_{DS(ON)} = 48m\Omega$  @  $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 78m\Omega$  @  $V_{GS} = 4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- Lead free product is acquired.
- TO-252-4L package.



CEU SERIES  
TO-252-4L



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	$V_{DS}$	40	40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Drain Current-Continuous <sup>e</sup>	$I_D^e$	8	-8	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	32	-32	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	10.4		W
		0.08		W/ $^\circ\text{C}$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	12	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C/W}$

This is preliminary information on a new product in development now .  
 Details are subject to change without notice .

Rev 1. 2006.July  
<http://www.cetsemi.com>



# CEU4269A

## N-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	40			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 20V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -20V, V_{DS} = 0V$			-100	nA
<b>On Characteristics</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	1		3	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 6A$		26	32	$m\Omega$
		$V_{GS} = 4.5V, I_D = 5A$		36	46	$m\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Forward Transconductance	$g_{FS}^c$	$V_{DS} = 10V, I_D = 7A$		3		S
Input Capacitance	$C_{iss}$	$V_{DS} = 20V, V_{GS} = 0V, f = 1.0\text{ MHz}$		970		pF
Output Capacitance	$C_{oss}$			165		pF
Reverse Transfer Capacitance	$C_{rss}$			110		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 20V, I_D = 6A, V_{GS} = 10V, R_{GEN} = 3\Omega$		14	28	ns
Turn-On Rise Time	$t_r$			10	20	ns
Turn-Off Delay Time	$t_{d(off)}$			28	56	ns
Turn-Off Fall Time	$t_f$			6	12	ns
Total Gate Charge	$Q_g$	$V_{DS} = 20V, I_D = 6A, V_{GS} = 10V$		20	27	nC
Gate-Source Charge	$Q_{gs}$			5.8		nC
Gate-Drain Charge	$Q_{gd}$			1.4		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				8	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 1A$			1.2	V
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Surface Mounted on FR4 Board, $t \leq 10$ sec. c.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . d.Guaranteed by design, not subject to production testing. e.The maximum current rating is limited by bond-wires.						



# CEU4269A

## P-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-40			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -40V, V_{GS} = 0V$			-1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 20V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -20V, V_{DS} = 0V$			-100	nA
<b>On Characteristics</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = -250\mu A$	-1		-3	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = -10V, I_D = -5A$		38	48	$m\Omega$
		$V_{GS} = -4.5V, I_D = -3A$		60	78	$m\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Forward Transconductance <sup>c</sup>	$g_{FS}$	$V_{DS} = -10V, I_D = -5A$		3		S
Input Capacitance	$C_{iss}$	$V_{DS} = -20V, V_{GS} = 0V, f = 1.0\text{ MHz}$		965		pF
Output Capacitance	$C_{oss}$			185		pF
Reverse Transfer Capacitance	$C_{rss}$			105		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -20V, I_D = -5A, V_{GS} = -10V, R_{GEN} = 3\Omega$		14	28	ns
Turn-On Rise Time	$t_r$			10	20	ns
Turn-Off Delay Time	$t_{d(off)}$			27	54	ns
Turn-On Fall Time	$t_f$			6	12	ns
Total Gate Charge	$Q_g$	$V_{DS} = -20V, I_D = -5A, V_{GS} = -10V$		16	21	nC
Gate-Source Charge	$Q_{gs}$			3.1		nC
Gate-Drain Charge	$Q_{gd}$			3.0		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				-8	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = -1A$			-1.2	V
<b>Notes :</b> a.Repetitive Rating : Pulse width limited by maximum junction temperature. b.Surface Mounted on FR4 Board, $t \leq 10$ sec. c.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . d.Guaranteed by design, not subject to production testing. e.The maximum current rating is limited by bond-wires.						



## N-CHANNEL




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



# CEU4269A

## P-CHANNEL




Figure 7. Output Characteristics




Figure 8. Transfer Characteristics




Figure 9. Capacitance




Figure 10. On-Resistance Variation with Temperature




Figure 11. Gate Threshold Variation with Temperature




Figure 12. Body Diode Forward Voltage Variation with Source Current



## N-CHANNEL




Figure 13. Gate Charge

## P-CHANNEL




Figure 15. Gate Charge




Figure 14. Maximum Safe Operating Area




Figure 16. Maximum Safe Operating Area




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms




Figure 19. Normalized Thermal Transient Impedance Curve