




CED840A/CEU840A

N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

- 500V, 7.5A, $R_{DS(ON)} = 0.85\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	500	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	I_D	7.5 4.7	A
Drain Current-Pulsed ^a	I_{DM}	30	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	107 0.85	W W/ $^\circ C$
Single Pulsed Avalanche Energy ^e	E_{AS}	196	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	7.5	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{JC}	1.4	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	R_{JA}	50	$^\circ C/W$

This is preliminary information on a new product in development now .
Details are subject to change without notice .

Rev 1. 2011.July
<http://www.cetsemi.com>



CED840A/CEU840A

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	500			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 500\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 3.8\text{A}$		0.68	0.85	Ω
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1580		pF
Output Capacitance	C_{oss}			125		pF
Reverse Transfer Capacitance	C_{rss}			15		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 250\text{V}, I_D = 7\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 9.1\Omega$		20	40	ns
Turn-On Rise Time	t_r			5	10	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			38	76	ns
Turn-Off Fall Time	t_f			4	8	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 400\text{V}, I_D = 7\text{A}, V_{\text{GS}} = 10\text{V}$		25	33.3	nC
Gate-Source Charge	Q_{gs}			5		nC
Gate-Drain Charge	Q_{gd}			6		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				7	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 7\text{A}$			1.5	V

Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Device Mounted on FR4 Board, t <10 sec.

c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.

d.Guaranteed by design, not subject to production testing

e.L = 7mH, IAS = 7.5A, VDD = 50V, RG = 25Ω, Starting TJ = 25 C




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CED840A/CEU840A




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve