

4Mb (256K x 16) Pseudo Static RAM

Features

• Wide voltage range: 2.70V-3.30V

Access Time: 70nsUltra-low active power

Typical active current: 2.0mA @ f = 1 MHz
 Typical active current: 13mA @ f = f_{max}

· Ultra low standby power

• Easy memory expansion with $\overline{\text{CE}}$, CE_2 , and $\overline{\text{OE}}$ features

· Automatic power-down when deselected

· CMOS for optimum speed/power

· Offered in a 48 Ball BGA Package


Functional Description[1]

The CG6258AM is a high-performance CMOS Pseudo static RAM organized as 256K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life[®] (MoBL) in portable applications such as cellular telephones. The device can be put into standby mode reducing power consumption by more than 99% The device can also be put into standby mode

when deselected ($\overline{\text{CE}}$ HIGH or CE_2 LOW or both BHE and BLE are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected ($\overline{\text{CEHIGH}}$ or CE_2 LOW), outputs are disabled ($\overline{\text{OE}}$ HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation ($\overline{\text{CE}}$ LOW, CE_2 HIGH and $\overline{\text{WE}}$ LOW). The addresses must not be toggled once the read is started on the device.

Writing to the device is accomplished by taking Chip Enables (CE LOW and CE₂ <u>HIGH</u>) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on</u> the address pins (A₀ through A₁₇). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₇).


Reading <u>from</u> the device is accomplished by taking <u>Chip</u> Enables (CE LOW and CE $_2$ HIGH) a<u>nd</u> Output Enable (OE) LOW whi<u>le</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the <u>add</u>ress pins will appear on I/O $_0$ to I/O $_7$. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$ to I/O $_{15}$. See the truth table at the back of this datasheet for a complete description of read and write modes



Weida Semiconductor, Inc. 38-XXXXX



Pin Configuration^[2, 3, 4]



Note:

NC "no connect" - not connected internally to the die.
DNU pins are to be left floating or tied to Vss.
Ball G2 and H6 are the expansion pins for the 16Mb and 32Mb density resectively.

www.DataSheet4U.com

Page - 2 - of 12 38-XXXXX



ADVANCE INFORMATION

CG6258AM

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to + 150°C Ambient Temperature with Power Applied–55°C to + 85°C Supply Voltage to Ground Potential.....-0.4V to 4.6V

| DC Voltage Applied to Outputs in High Z State ^[5, 6, 7] | –0.2V to 3.3V |
|--|---------------|
| DC Input Voltage ^[5, 6, 7] | |
| Output Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V |
| Latch-Up Current | >200 mA |

Operating Range^[9]

| Device | Range | Ambient Temperature | V _{CC} |
|----------|------------|---------------------|-----------------|
| CG6258AM | Industrial | –25°C to +85°C | 2.70V to 3.30V |

Product Portfolio

| | | | | | | | Power D | issipatio | n | | | | |
|----------|------|---------------------------|------|---------------------------|---------------------|---------------|---------------------|--|---------------------|------|----------------|--|--|
| Product | V | V _{CC} Range (V) | | V _{CC} Range (V) | | Speed (ns) | | Operating I _{CC} (mA) | |) | Standby I (uA) | | |
| | | | | (- / | f = 1MHz | | max | Standby I _{SB2} (μ A) | | | | | |
| | Min. | Typ. ^[8] | Max. | | Typ. ^[8] | Max. | Typ. ^[8] | Max. | Typ. ^[8] | Max. | | | |
| CG6258AM | 2.70 | 3.0 | 3.30 | 70 | 2 | 4 | 13 | 17 | 55 | 80 | | | |

Notes:

5. V_{IH(MAX)} = V_{CC} + 0.5V for pulse durations less than 20ns.
6. V_{IL(MIN)} = -0.5V for pulse durations less than 20ns.
7. Overshoot and undershoot specifications are characterized and are not 100% tested.
8. Typical values are included for reference only and are not guranteed or tested. Typical values are measured at V_{CC} = V_{CC} (typ) and T_A = 25C
9. V_{CC} must be at minimal operational levels before inputs are turned ON.

www.DataSheet4U.com

Page - 3 - of 12 38-XXXXX



Electrical Characteristics Over the Operating Range

| | | | | CC | 36258AM-7 | 70 | |
|------------------|--|--|--|---------------------|-----------|--------------------------|----|
| Parameter | Description | 6 | Min. | Typ. ^[8] | Max. | Unit | |
| V _{CC} | Supply Voltage | | | 2.7 | | 3.3 | V |
| V _{OH} | Output HIGH Voltage | I _{OH} = -1.0 mA | V _{CC} = 2.70V | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 2.0mA | V _{CC} = 2.70V | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | V _{CC} = 2.7V to 3.3V | | 0.8*Vcc | | V _{CC} +0.3V | V |
| V _{IL} | Input LOW Voltage | V _{CC} = 2.7V to 3.3V(F = 0) | V _{CC} = 2.7V to 3.3V(F = 0) | | | 0.4 | V |
| I _{IX} | Input Leakage Current | $GND \le V_1 \le V_{CC}$ | -1 | | +1 | μΑ | |
| I _{OZ} | Output Leakage Current | $GND \le V_O \le V_{CC}$, Output Disable | ed | - 1 | | +1 | μΑ |
| I _{CC} | V _{CC} Operating Supply | $f = f_{MAX} = 1/t_{RC}$ | $V_{CC} = V_{CCmax}$ | | 13 | 17 | mA |
| | Current | f = 1 MHz | I _{OUT} = 0 mA CMOS levels | | 2.0 | 4 | mA |
| I _{SB1} | Automatic CE Power-Down Current — CMOS Inputs | | | | | 350 | μΑ |
| I _{SB2} | Automatic CE Power-Down Current — CMOS Inputs | $\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0.2 \text{V}, \\ 0.2 \text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2 \text{V}, \\ \text{f} = 0, \text{V}_{\text{CC}} = 3.30 \text{V}$ | | | 55 | 80 | μА |

Capacitance^[10]

| www.Da | taSheet40:cometer | Description | Test Conditions | Max. | Unit |
|--------|-------------------|--------------------|---|------|------|
| | C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6 | pF |
| | C _{OUT} | Output Capacitance | $V_{CC} = V_{CC(typ)}$ | 8 | pF |

Thermal Resistance^[10]

| Description | Test Conditions | Symbol | BGA | Unit |
|--|--|-------------------|-----|------|
| Thermal Resistance (Junction to Ambient) | Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board | Θ_{JA} | 55 | °C/W |
| Thermal Resistance (Junction to Case) | | $\Theta_{\sf JC}$ | 16 | °C/W |


Note:

38-XXXXX Page - 4 - of 12

^{10.} Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



| Parameters | 3.0V V _{CC} | Unit |
|-----------------|----------------------|------|
| R1 | 1179 | Ω |
| R2 | 1941 | Ω |
| R _{TH} | 733 | Ω |
| V _{TH} | 1.87 | V |

www.DataSheet4U.com

38-XXXXX Page - 5 - of 12



Switching Characteristics Over the Operating Range^[11]

| | | 70 |) ns | | |
|----------------------------------|---|------|------|------|--|
| Parameter | Description | Min. | Max. | Unit | |
| READ CYCLE | | 1 | | • | |
| t _{RC} | Read Cycle Time | 70 | | ns | |
| t _{AA} | Address to Data Valid | | 70 | ns | |
| t _{OHA} | Data Hold from Address Change | 10 | | ns | |
| t _{ACE} | CE LOW and CE ₂ HIGH to Data Valid | | 70 | ns | |
| t _{DOE} | OE LOW to Data Valid | | 35 | ns | |
| t _{LZOE} | OE LOW to LOW Z ^[12, 14] | 5 | | ns | |
| t _{HZOE} | OE HIGH to High Z ^[12, 14] | | 25 | ns | |
| t _{LZCE} | CE LOW and CE ₂ HIGH to Low Z ^[12, 14] | 5 | | ns | |
| t _{HZCE} | CE HIGH and CE ₂ LOW to High Z ^[12, 14] | | 25 | ns | |
| t _{DBE} | BLE / BHE LOW to Data Valid | | 70 | ns | |
| t _{LZBE} | BLE / BHE LOW to Low Z ^[12, 14] | 5 | | ns | |
| t _{HZBE} | BLE / BHE HIGH to HIGH Z ^[12, 14] | | 25 | ns | |
| t _{SK} | Address Skew | | 0 | ns | |
| WRITE CYCLE ^[13] | | | | | |
| t _{WC} | Write Cycle Time | 70 | | ns | |
| t _{SCE} | CE LOW and CE ₂ HIGH to Write End | 60 | | ns | |
| t _{AW} | Address Set-Up to Write End | 60 | | ns | |
| t _{HA} | Address Hold from Write End | 0 | | ns | |
| t _{SA} | Address Set-Up to Write Start | 0 | | ns | |
| t _{PWE} | WE Pulse Width | 45 | | ns | |
| t _{BW} | BLE / BHE LOW to Write End | 60 | | ns | |
| t _{SD} tasheet/U.com | Data Set-Up to Write End | 45 | | ns | |
| t _{HD} | Data Hold from Write End | 0 | | ns | |
| t _{HZWE} | WE LOW to High-Z ^[12, 14] | | 25 | ns | |
| t _{LZWE} | WE HIGH to Low-Z ^[12, 14] | 5 | | ns | |

Notes:


Page - 6 - of 12 38-XXXXX


Test conditions for all parameters other than tri-state parameters assume signal transition time of 1ns/V, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified l_{OL}/l_{OH} as shown in the "AC Test Loads and Waveforms" section.
 t_{HZOE}, t_{HZDE}, and t_{HZME} transitions are measured when the outputs enter a high impedence state.
 The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
 High-Z and Low-Z parameters are characterized and are not 100% tested.



Switching Waveforms

Read Cycle 1 (Address Transition Controlled) [15, 16]






Note:


15. WE is HIGH for read cycle.
16. Addresses should not be toggled after the start of a read cycle

Page - 7 - of 12 38-XXXXX



Switching Waveforms (continued)





Notes:


17. Data I/O is high impedance if OE = V_{IH}.
 18. If Chip Enable goes INACTIVE and CE₂ goes LOW simultaneously with WE = V_{IH}, the output remains in a high-impedance state.
 19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

38-XXXXX Page - 8 - of 12



Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW) $^{[18,\ 19]}$



Write Cycle 4 (BHE/BLE Controlled, OE LOW)[18, 19] ADDRESS www.DataSheet4U.com CE The sce take t

38-XXXXX Page - 9 - of 12



ADVANCE INFORMATION

CG6258AM

Truth Table^[20]

| CE | CE ₂ | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power |
|----|-----------------|----|----|-----|-----|--|---------------------|----------------------------|
| Н | Х | Х | Х | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| Х | L | Х | Х | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| Х | Х | Х | Х | Н | Н | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| L | Н | Н | L | L | L | Data Out (I/O0 – I/O15) | Read | Active (I _{CC}) |
| L | Н | Н | L | Н | L | Data Out (I/O0 – I/O7); High Z (I/O8 – I/O15) | Read | Active (I _{CC}) |
| L | Н | Н | L | L | Н | High Z (I/O0 – I/O7); Data Out (I/O8 – I/O15) | Read | Active (I _{CC}) |
| L | Н | Н | Н | L | Н | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | Н | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | L | Х | L | L | Data In (I/O0 – I/O15) | Write | Active (I _{CC}) |
| L | Н | L | Х | Н | L | Data In (I/O0 – I/O7); High Z (I/O8 – I/O15) | Write | Active (I _{CC}) |
| L | Н | L | Х | L | Н | High Z (I/O0 – I/O7); Data In (I/O8 – I/O15) | Write | Active (I _{CC}) |

Note:

20. $H = V_{IH}$, $L = V_{IL}$, X = Don't Care

Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|---------------|-----------------|--|-----------------|
| 70 | CG6258AM | BA48K | 48-ball Fine Pitch BGA (6 mm × 8mm × 1.2 mm) | Industrial |

www. Data Sheet 4U.com

38-XXXXX Page - 10 - of 12




Package

48-Ball (6 mm x 8mm x 1.2 mm) FBGA BA48K

A1 CORNER 5 6 4 В C D Е G Н À В 6.00+0.10 0.53 ± 0.05 // 0.25 C 0.21±0.05 SEATING PLANE www.DataSheet4U.com 1.20 MAX

TOP VIEW



BOTTOM VIEW

MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders

38-XXXXX Page - 11 - of 12



ADVANCE INFORMATION

CG6258AM

| Document Title: CG6258AM MoBL3 [®] 4Mb (256K x 16) Pseudo Static RAM Document Number: 38-XXXXX | | | | | | |
|--|---------|---------------|--------------------|-----------------------|--|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change | | |
| ** | | 10/16/03 | MPR | New Datasheet | | |

www.DataSheet4U.com

38-XXXXX Page - 12 - of 12