

CGS100P2530 PECL-TTL 1 to 10 Minimum Skew Clock Driver CGS100P2531 PECL-TTL 2 to 10 Minimum Skew Clock Driver


General Description

These minimum skew clock drivers are designed for Clock Generation & Support (CGS) applications, particularly for ECL to TTL clock tree distribution schemes. The '2530 and '2531 are single supply devices with guaranteed minimum output skew across the outputs of a given device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. The '2530 is a minimum skew clock driver with one input driving ten outputs and the '2531 is a selectable two input to 10 outputs, specifically designed for signal generation and clock distribution applications.


Features

- PECL-TTL version of National's CGS74B2528 TTL clock drivers
- Clock Generation & Support (CGS) devices ideal for ECL and TTL clock trees with CGS 100311
- 1-to-10 or 2-to-10 low skew clock distribution
- 550 ps pin-to-pin output skew
- Specification for transition skew to meet duty cycle requirements
- 28-pin PCC to minimize high speed switching noise and for low dynamic power consumption
- Current sourcing 48 mA and current sinking of 64 mA
- Low dynamic power consumption above 20 MHz
- Guaranteed 4 kV ESD protection

Logic Symbols



Connection Diagrams



Functional Description

On the multiplexed clock device, the SEL pin is used to determine which CKn will have an active effect on the outputs of the circuit. When SEL = 1, the CK1 input is selected and when SEL = 0, the CK0 input is selected. The non-selected CKn input will not have any effect on the logical output level of the circuit. The output pins act as a single entity and will follow the state of the CK, CK1/CK0 pins when either the multiplexed ('2531) or the straight ('2530) clock distribution chip is selected.

Pin Description

Pin Names	Description		
СК	PECL Differential Clock Input ('2530)		
CK0, CK1	PECL Differential Clock Input ('2531)		
O ₀ -O ₉	TTL Outputs		
SEL	PECL Clock Select ('2531)		

Truth Tables

'2530

Inp	uts	Outputs		
СК	CK	00-09		
L	н	L		
н	L	Н		
L	L	U		
Н	н	U		
L	V _{BB}	L*		
Н	V _{BB}	H*		
V _{BB}	X	V _{BB}		

L = Low Logic Level


H = High Logic Level


X = Don't Care U = Undefined

• = Single Ended Operation

'2531

		Inputs			Outputs
СКО	СКО	CK1	CK1	SEL	O ₀ -O ₉
L	Н	Х	x	L	L
Н	L	X	Х	L	н
L	L	х	X	L	υ
Н	Н	X	X	L	U
L	V_{BB}	X	Х	L	L*
Н	V _{BB}	x	X	L	H*
X	Х	L	Н	н	L
X	Х	н	L	н	н
X	Х	L	L	н	U
X	Х	Н	Н	н	υ
X	X	L	V_{BB}	н	L*
X	Х	Н	V _{BB}	Н	H*





Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

Maximum Junction Temperature

Plastic 150°C

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0VTTL Input Voltage (Note 2) -0.5V to +7.0V

TTL Input Current (Note 2) -30 mA to +5.0 mA

V_{BB} Output Current -5.0 mA to +1.0 mA

ECL Input Potential

to GND Pin -0.5V to $V_{CC} + 0.5V$

Typical θ_{JA} V Package 0 LFM Airflow 225 LFM 53 500 LFM 45 Voltage Applied to Output (with $V_{CC} = 0V$)

Current Applied to Output in Low State (Max)

ESD Last Passing Voltage (Min)

-0.5V to V_{CC} Twice the Rated IOL (mA) 2000V

Recommended Operating Conditions

Operating Free Air Temperature

Range

-40°C to +85°C Supply Voltage 4.5V to 5.5V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under

these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parametei	•	Conditions	Min	Тур	Max	Units
V _{OH}	OH High Level		$I_{OH} = -3 \text{ mA, } V_{CC} = 4.5 \text{V}$	2.4			
	Output Voltage		I _{OH} = 48 mA, V _{CC} = 4.5V	2.0			٧
V _{OL}	Low Level Output \	oltage/	V _{CC} = 4.5V, I _{OL} = 64 mA		0.375	0.55	٧
V _{BB}	Output Reference Voltage		$I_{V_{BB}} = -1 \text{ mA}$	V _{CC} - 1.38		V _{CC} - 1.26	v
V _{DIFF}	Input Voltage Diffe	ential	Required for Full Output Swing	150			mV
V _{CM}	Common Mode Voltage		High Level	V _{CC} - 1.6		V _{CC} - 0.4	V
V _{IH}	Input High Voltage		Guarantee HIGH Signal for All Inputs	V _{CC} - 1.165		V _{CC} - 0.87	V
V _{IL}	Input Low Voltage		Guarantee HIGH Signal for All Inputs	V _{CC} - 1.83		V _{CC} - 1.475	V
l _i L	Low Level Input Current		$V_{IN} = V_{IL}$ (min)	0.50			μА
I _{IH}	High Level Input Current		V _{IN} = V _{IH} (max)			50	μΑ
Ісво	Input Leakage Curr	ent	V _{IN} = 0	-10			μΑ
Іссн	Supply Current	'2530	V _{CC} = 5.5V			30	mA
		'2531				33	IIIA
los	Output Current Drive		$V_{CC} = 5.5V, V_{O} = 2.25V$	-50		-150	mA
ICCL	Supply Current	'2530	V _{CC} = 5.5V			72	mA
		'2531				75] ''''

AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25$ °C.

			Units		
Symbol	Parameter	$V_{CC} = 4.5V \text{ to } 5.5V$ $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$			
		Min	Тур	Max	
f _{MAX}	Frequency Maximum	70			MHz
t _{PLH}	Low-to-High Propagation Delay CK to O _n ('2530)	3.4	5.0	7.0	ns
t _{PHL}	High-to-Low Propagation Delay CK to O _n ('2530)	3.4	5.0	7.0	ns
t _{PLH} , t _{PHL}	Propagation Delay CKn to O _n ('2531)	4.0 4.0	5.0 5.0	8.0 8.0	ns
t _{PLH} , t _{PHL}	Propagation Delay SEL to O _n ('2531)	5.0 5.0	5.0 5.0	10.0 10.0	ns

Extended AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol		V _{CC} (V)*	$ \begin{aligned} & \text{CGS100P} \\ & \textbf{T}_{\textbf{A}} = -40^{\circ} \text{C to } + 85^{\circ} \text{C} \\ & \textbf{C}_{\textbf{L}} = 50 \text{pF} \\ & \textbf{R}_{\textbf{L}} = 500 \Omega \end{aligned} $			Units
	Parameter					
			Min	Тур	Max	
toshl	Maximum Skew Common Edge Output-to-Output Variation (Note 1)	5.0		150	550	ps
toslh	Maximum Skew Common Edge Output-to-Output Variation (Note 1)	5.5		150	550	ps
t _{PS}	Maximum Skew Pin (Signal) Transition Variation (Note 1)	5.0		0.6	1.1	ns
t _{rise} , t _{fall}	Rise/Fall Time (from 0.8V/2.0V to 2.0V/0.8V)	5.0		1.0	1.5	ns

^{*}Voltage Range 5.0 is 5.0V ±0.5V

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (toSHL) or LOW to HIGH (toSLH) or in opposite directions both HL and LH (toST). Parameters toST and tpS guaranteed by design. See Figures A and B of Parameter Measurement Information.

Minimum Skew Parameters

Parameter Measurement Information (Preliminary)

Definition	Example	Significance
Common Edge Skew: Output Skew for HIGH-to-LOW Transitions: toshl = tpHLmax - tpHLmin Output Skew for LOW-to-HIGH Transitions: toslh = tpLHmax - tpLHmin Propagation delays are measured across the outputs of any given device.	output 1 output 2 toSLH tolhmax FIGURE A	tos, Output Skew or Common Edge Skew Skew parameter to observe propagation delay differences in applications requiring synchronous data/ clock operations.
tps Pin Skew or Transition Skew: $t_{PS} = t_{PHL_i} - t_{PLH_i} $ Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. t_{PS} is the maximum difference for outputs $i = 1$ to 8 within a device package.	clock input 50% duty cycle output 1 $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	tps, Pin Skew or Transition Skew Skew parameter to observe duty cycle degradation of any output signal (pin).