

CGS74B304 Octal Divide-by-2 Skew Clock Driver

General Description

These minimum skew clock drivers are designed for high frequency Clock Generation & Support (CGS) applications. These devices are ideal for duty cycle recovery applications with internal frequency divide-by-2 circuitry. The devices guarantee minimum output skew across the outputs of a given device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems.


Functional Description

The CGS74B304 contains eight flip-flops designed to have low skew between outputs. The eight outputs (eight inphase with CLK) toggle on successive CLK pulses.

PRE and CLR inputs are provided to set Q and Q outputs high or low independent of CLK pin.

Features

- Clock Generation & Support (CGS) devices ideal for high frequency signal generation or clock distribution applications
- CGS74B version features National's Advanced Bipolar FAST™ LSI process
- 900 ps pin-to-pin output skew
- Specification for transition skew to meet duty cycle requirements
- Current sourcing 24 mA and current sinking of 48 mA
- Low dynamic power consumption above 20 MHz
- Guaranteed 4 kV ESD protection



Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})				7.0V
Input Voltage (V _I)				7.0V
Operating Free	74B3			to + 70°C
Air Temperature	64B3	03	-40°C	to +85℃
Storage Temperature Range		-	-65°C to	o + 150℃
Typical θ _{JA}			303.	/304/305
Airflow (LFM)	0	225	500	°C/W
Plastic (N) Package	95	70	60	°C/W
Jedec SOIC (M) Package	118	96	86	°C/W
PCC (V) Package	69	53	45	°C/W

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
High Level Input Voltage (V _{IH})	2V
Low Level Input Voltage (VIL)	V8.0
High Level Output Current (I _{OH})	24 mA
Low Level Output Current (IOL)	48 mA
Free Air Operating Temperature (T _A)	0 to 70°C

NOTE: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

DC Electrical Characteristics CGS74/64B303/304/305

Over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{\rm CC} = 4.5 V_{\rm r} I_{\rm I}$	= - 18 mA			-1.2	v
V _{OH}	High Level Output Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5V$ $I_{OH} = 24 \text{ mA}, V_{CC} = 4.5V$		V _{CC} – 2			v
				2.0			•
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 48 \text{ mA}$			0.35	0.5	v
կ	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IIH	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
۱ _{۱L}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$			-0.1	-0.50	mA
lo	Output Drive Current	$V_{\rm CC} = 5.5 V, V_{\rm O} = 2.25 V$		-50		- 150	mA
Icc	Supply Current	V _{CC} = 5.5V Outputs High			27	60	mA
	303	-	Outputs Low		45	60	mA
ICC	Supply Current	$V_{\rm CC} = 5.5V$	Outputs High		20	30	mA
	304	Outputs Low			42	55	mA
Icc	Supply Current	V _{CC} = 5.5V Outputs High Outputs Low			35	45	mA
	305				42	55	mA
CIN	Input Capacitance	$V_{CC} = 5V$			5		pF

		CGS74B304						
Symbol	Parameter	$V_{CC} = 4.5V \text{ to } 5.5V \\ T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C} \\ C_L = 0 \text{ pF} - 50 \text{ pF} \\ R_L = 500\Omega$		70°C 0 pF	$V_{CC} = 4.5V \text{ to } 5.5V$ $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_{L} = 0 \text{ pF} - 50 \text{ pF}$ $R_{L} = 500\Omega$			Units
		Min	Тур	Max	Min	Тур	Max	
fMAX	Maximum Input Frequency	110			100			MHz
t _{PLH} , t _{PHL}	Propagation Delay CK(n) to O _n	4		8.5	4		8.5	ns
t _{PLH} , t _{PHL}	Propagation Delay PRE/CLR	4		11	4		11	ns
tsu	Set Up Time before CLK	5			5			ns
t _W	CLK HI CLK LO CLR/PRE	4 4 4			4 4 4			ns

Over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C

Symbol	bol Parameter		V _{CC} * (V)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			$CGS64B304$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 0 \text{ pF}-50 \text{ pF}$ $R_{L} = 500\Omega$			Units
				Min	Тур	Max	Min	Тур	Max	
^t OSHL Q	Maximum Skew Common Edg Output-to-Output Variation (No		5.0		0.5	0.9		0.5	0.9	ns
^t oslh q	Maximum Skew Common Edg Output-to-Output Variation (No		5.0		0.5	0.9		0.5	0.9	ns
t _{PS}	Maximum Skew. Pin (Signal)	PDIP	5.0			1.1			1.1	
	Transition Variation (Note 1)	SOIC	5.0			1.1			1.1	ns
			5.0			1.3			1.3	
t _{rise} , t _{fall}	Rise/Fall Time (from 0.8V/2.0V to 2.0V/0.8V) 0 pF-30 pF Loads	1	5.0		1.1 0.9	2.0 2.0		1.1 0.9	2.0 2.0	ns


*Voltage Range 5.0 is 5.0V ± 0.5 V.

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Note 2: This device is sensitive to noise due to the large transient currents which occur during multiple switching of the outputs. V_{CC} bypass capacitor(s), chip types, must be placed as closely as possible to the V_{CC} pin.

304

5



- All input pulses are from 3.5V to 0.3V with rise and fall times of 2.0 ns.
- Load capacitance includes the test jig.

304

Minimum Skew Parameters

Parameter Measurement Information (Preliminary)

Definition	Example	Significance
toshl, toslh Common Edge Skew: Output Skew for HIGH-to-LOW Transitions: $t_{OSHL} = t_{PHL_{max}} - t_{PLL_{min}} $ Output Skew for LOW-to-HIGH Transitions: $t_{OSLH} = t_{PLH_{max}} - t_{PLH_{min}} $ Propagation delays are measured across the outputs of any given device.	CLOCK INPUT output 1 output 2 FIGURE A	 tos, Output Skew or Common Edge Skew Skew parameter to observe propagation delay differences in applications requiring synchronous data/ clock operations.
tpsPin Skew or Transition Skew: $t_{PS} = t_{PHL_i} - t_{PLH_i} $ Both HIGH-to-LOW and LOW-to-HIGH propagationdelays are measured at each output pin across thegiven device. T _{PS} is the maximum difference foroutputs i = 1 to 8 within a device package.	clock input 50% duty cycle output 1 cycle	 tps, Pin Skew or Transition Skew Skew parameter to observe duty cycle degradation of any output signal (pin).

304

4