

CH7516 4 Lane DP to 4 Channel LVDS Monitor Controller

FEATURES

- Supports DisplayPort specification version 1.1a.
- Support 4 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s link rate
- Supports input color depth 6/8/10-bit per pixel in RGB format
- Support VESA and CEA timing standards up to QSXGA 2560x2048 @ 60Hz or 4Kx2K@24/30Hz for 2D, and Full HD 1920x1080 @120Hz for 3D(L/R eye frame at 60Hz each), with 10 bit graphic color depth
- Support HDCP Amendment for DisplayPort Rev. 1.1a with external key storage
- Support Single Port, Dual Port and Quad port LVDS output interface with 6/8/10-bit color depth up to 400MHz pixel rate
- Support both OpenLDI (or JEIDA), SPWG (or VESA) and non-JEITA (10-bit only) bit mapping for LVDS application
- Flexible LVDS output pins swapping
- 2 channel IIS/ S/PDIF audio output
- Support Dynamic Backlight luminance Control by the command through AUX channel, or through the interface of PWM in/out and Backlight Brightness Control (OSD display)
- Support PWM bypass through and on-chip PWM generation (range 30~100%)
- Support Panel selection function with external hardware configuration
- Initiated and controlled by firmware which is loaded from External BOOT ROM automatically upon power up.
- BOOT ROM data updated through I2C bus or AUX Channel
- Support dynamic refresh rate (DDR) switching
- Supports Enhanced Framing Mode
- 3 work modes: connect 27MHz crystal, inject 27MHz or 14.318MHz clock
- Programmable LCD panel power sequence
- Hot Plug Detection
- Support chip power down by GPIO pin
- Support power management mechanism through AUX Channel
- EMI reduction capability for DP input and LVDS output. Spread spectrum control is available for transmitting LVDS signal
- Achieve bit error rate $<10^{-9}$ for raw transport data per lane and symbol error rate $<10^{-12}$ for control data
- Low power consumption
- Offered in a 128-pin TQFP package (14 x 14mm)

GENERAL DESCRIPTION

Chrontel's CH7516 is a low-cost, low-power semiconductor device that translates the DisplayPort signal to the LVDS in form of RGB/YCbCr 4:4:4/YCbCr 4:2:2. This innovative DisplayPort receiver with integrated 4 channel LVDS transmitters is specially designed to target the All-In-One PC and the notebook market segments. Leveraging the DisplayPort's unique source/sink "Link Training" routine, the CH7516 is capable of instantly bring up the video display to the LCD when the initialization process is completed between CH7516 and the graphic chip.

The CH7516 is designed to meet the DisplayPort Specification version 1.1a. The 4 DisplayPort Main Link Lanes receiver supports input with data rate running at either 1.62Gb/s or 2.7Gb/s, and can accept digital RGB signal for LVDS output up to QSXGA 2560x2048@60Hz or 4Kx2K@24/30Hz. With advanced 3D processing module integrated, The CH7516 can support up to 1920x1080@120Hz 3D display mode, with programmable emitter control signal and 3D LCD panel's backlight control signal output.

The Backlight Enable control and the PWM are the two kinds of backlight control functions designed in the CH7516 Panel power control module. The brightness control commands sent through AUX Channel can be dynamically translated by CH7516 and converted into LCD backlight control signal. Alternatively, the brightness control commands can be input from the PWM in and GOIO pin of Backlight Brightness Control. The CH7516 will save the last setting of brightness level into the external BOOT ROM and restore it upon power up. The CH7516 can dynamically adjust backlight brightness according to video stream to save power consumption and it supports OSD display in this way.

The CH7516 will immediately convert the DisplayPort signal to LVDS output after DisplayPort Link Training is completed. This feature can be achieved by loading the panel's EDID and the CH7516's configuration settings in the serial external BOOT ROM connected to the CH7516. During system power-up and upon completion of the DisplayPort Link Training through AUX Channel, CH7516 will generate LVDS signal according to the panel power-up timing sequencing stored in the external BOOT ROM.


An advanced Power Management Unit (PMU) is incorporated in CH7516, which is specially designed to reduce power consumption in normal operation.


APPLICATION

209-1000-063 Rev 0.3 2013-1-25




- ٠
- ٠
- All-In-One PC Notebook Terminal Display Device DP Monitor •
- ٠





1.0 PIN-OUT

1.1 Package Diagram




1.2 Pin Description

Table 1: CH7516 Pin Description

Pin #	Туре	Symbol	Description
1	In	RB	Reset* Input (Internal pull-up)
			When this pin is pull low, the device is held in the power-on reset condition.
			When this pin is pull high, reset is controlled through the serial port register.
2		RESERVED	Reserved Pin
6,7	In	XO, XI	27MHz Crystal Input
10	In	REFCK	Clock Input
			This pin is used as clock input pin when injecting 27MHz/14.318MHz clock to CH7516
11,12,83,84	In/Out	GPIO[3:0]	General Purpose Input/Output
13~20,75~82		NC	Not Connected
23~34	Out	LC3P/N,	The Fourth Channel LVDS Output
		LD19P/N~LD15P/ N	
35~46	Out	LC2P/N,	The Third Channel LVDS Output
		LD14P/N~LD10P/	
49~60	Out	LC1P/N,	The Second Channel LVDS Output
		LD9P/N~LD5P/N	
61~72	Out		The First Channel LVDS Output
07	0.4	LD4P/N~LD0P/N	
87	Out		I2S Master Clock Output
88	Out		I2S Data Qutput
	Out	SPDIF	S/PDIF Output
89	Out	ws	I2S Word Select
90	Out	SCLK	I2S Clock Øutput
91	In	PWRDN	Power Down Control
			CH7516 enters/exit power down state when receiving active low pulse from
			this pin
92~94	In	PSEL[2:0]	LVDS Panel Selection
	(These pins should be pull-up or pull-down in the application, instead of
95~96	In/Out	AUXN/P	floating. Aux channel differențial input/output
55 70			These two pins are DisplayPort AUX Channel control, which supports a half-
	(\sim)		duplex, bi-directional AC-coupled differential signal.
98	Qut		LCD Panel VCC Enable
99	Out	BKLR_EN	LCD Panel Right Eye Backlight Enable in 3D Mode
		—	LCD Panel Backlight Enable in 2D Mode
100	Out	BKLL_EN	CD Panel Left Eye Backlight Enable
102	Out	PWM_OUT	PWM output for backlight brightness dimming
103	In	PWM_IN	Backlight brightness PWM input
104	In/Out		Serial Port Data Input/Output for Chip BOOT ROM/EDID/HDCP ROM
			This pin functions as the bi-directional data pin of the serial port and operates
			with inputs from 0 to 3.3V. Outputs are driven from 0 to 3.3V. This pin
			requires an external $4k\Omega - 9 k\Omega$ pull up resistor to 3.3V.
105	Out		Serial Port Clock Output for Chip BOOT ROM/EDID/HDCP ROM

		This pin functions as the clock output of the serial port and operates with
		output from 0 to 3.3V. This pin requires an external $4k\Omega$ - $9k\Omega$ pull up
		resistor to 3.3V.
In/Out	SPD0	Serial Port Data Input / Output for CH7516 I2C Slave
		This pin functions as the bi-directional data pin of the serial port and operates
		with inputs from 0 to 3.3V. Outputs are driven from 0 to 3.3V. This pin
		requires an external $4k\Omega$ - 9 k Ω pull up resistor to 3.3V.
		CH7516 serial port device address is 0x21 and transmitted in SPD as
		following(MSB transmitted first)
		B7 B6 B5 B4 B3 B2 B1 B0 0 1 0 0 0 1 R/W
In		Serial Port Clock Input for CH7516 I2C Slave
		This pin functions as the clock input of the serial port and operates with
		inputs from 0 to 3.3V. This pin requires an external $4k\Omega$ - $9k\Omega$ pull up
Ī.,		resistor to 3.3V. Decrement Backlight Brightness Input
		Increment Backlight Brightness Input
Out		Hot Plug Detect
		This output pin indicates whether this device is active or not. It also
In		generates interrupt pulse as defined by DP standard. Output voltage is 3.3v. Embedded DisplayPort Lane 0 input
111		One pair of differential data input, It handles clock-embedded high speed
		differential data input as DR standard
In	RXP1, RXN1	Embedded DisplayPort Lane 1 input
		One pair of differential data input. It handles clock-embedded high speed
		differential data input as DP standard
In		Embedded DisplayPort Lane 2 input
		One pair of differential data input. It handles clock-embedded high speed
In		différential data input as DP standard
111	KAF5, KAN5	One pair of differential data input. It handles clock-embedded high speed
	\land	differential data input as DP standard
In	RBIAS	Band-gap Bias
Power	VDDPLŁ	PLL Power Supply (1.8V)
Power	GNDPEL	PEL Ground
Power	dydd 💛	Digital Power Supply (1.8V)
Power	DOND	Digital Power Ground
Power	AVDD	LVDS Power Supply (3.3V)
Power	AGND	LVDS Power Ground
Power	AVSS	Analog Ground
Power	AVCC	Analog Power Supply (3.3V)
Power	VDDRX	DP-Rx-Power Supply (1.8V)
Power	GNDRX	DP Rx Power Ground
Power	\sim	Band-gap Power Supply (1.8V) Band-gap Ground
	In Out In In In In Power Power	In/OutSPD0In/OutSPC0InBLDNInBLUPOutHPDETInRXP0, RXN0InRXP1, RXN1InRXP2, RXN2InRXP3, RXN3InRBIASPowerVDDPLLPowerDVDPPowerDGNDPowerDGNDPowerAVDDPowerAVDDPowerAVSSPowerAVCCPowerVDDRX

2.0 PACKAGE DIMENSIONS



No. of Lea	ads (\bigcap		$\backslash \rangle$ s	SYMBOI	_				
128 (14 X 1	14 mm)	Ą	В	Ć	Ď	Ĕ	F	G	Н	Ι	J	K
Milli-	MIN	5.85	13.90	0.35	0.13	5.30	0.95	0.05	0.85	0.45	0.09	0 °
meters	MAX 1	6.15	14.10	0.45	0.2/3	6.35	1.05	0.15	1.15	0.75	0.20	7 °

Notes:

Conforms to JEDEC standard JESD-30 MO-220.

Disclaimer

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

ORDERING INFORMATION					
Part Number	Package Type	Operating Temperature Range	Minimum Order Quantity		
CH7516A-TF	128 TQFP, Lead-free	Commercial: 0 to 70°C	90/Tray		
	$\langle \land \rangle \searrow$	hrontel			
	Chrontel I	nternational Limited			
	Chrontel I 129 F	nternational Limited			
	Chrontel I 129 F Hami	nternational Limited			