

## 25-32GHz Single Side Band Mixer

### GaAs Monolithic Microwave IC


*preliminary*

### Description

The CHM1291 is a multifunction chip (MFC) which integrates a LO buffer amplifier and a sub-harmonically balanced diodes mixer for 2LO suppression and image rejection. It is usable both for up-conversion and down-conversion. It is designed for a wide range of applications, typically commercial communication systems for broadband local access (LMDS). The backside of the chip is both RF and DC grounded. This helps simplify the assembly process.

The circuit is manufactured with a PM-HEMT process, 0.25 $\mu$ m gate length, via holes through the substrate, air bridges and electron beam gate lithography.

It is available in chip form.



### Main Features

- Broadband performances : 25-32GHz
- 11dB conversion Loss
- 15dBc image rejection
- +5dBm LO input power
- +5dBm input power (1dB gain comp.)
- Low DC power consumption, 55mA@3.5V
- Chip size : 2.06 x 1.25 x 0.10 mm

### Main Characteristics

Tamb. = 25°C

	Parameter	Min	Typ	Max	Unit
F <sub>RF</sub>	RF frequency range	25		32	GHz
F <sub>LO</sub>	LO frequency range	12		15.5	GHz
F <sub>IF</sub>	IF frequency range	0.1		3	GHz
L <sub>c</sub>	Conversion Loss		11	15	dB

ESD Protection : Electrostatic discharge sensitive device. Observe handling precautions !

## Electrical Characteristics for Broadband Operation

Tamb = +25°C, Vd = 3.5V Id=55mA

*preliminary*

Symbol	Parameter	Min	Typ	Max	Unit
F <sub>RF</sub>	RF frequency range	25		32	GHz
F <sub>LO</sub>	LO frequency range	12		15.5	GHz
F <sub>IF</sub>	IF frequency range	0.1		3	GHz
L <sub>c</sub>	Conversion Loss		11	15	dB
P <sub>LO</sub>	LO Input power		+5		dBm
2xLO Leak	2xLO Leakage (for P <sub>LO</sub> =+5dBm)		-35	-30	dBm
Img Rej	Image Rejection (1)	10	15		dBc
P1dB	Input power at 1dB gain compression	-2	+1		dBm
P03	Input power at 3dB gain compression		+3		dBm
IP3	Input 3 <sup>rd</sup> order intercept point		+9		dBm
LO Match	LO VSWR		2.0:1		
RF Match	RF VSWR		2.0:1		
IF Match	IF VSWR		2.0:1		
Sz	Chip size		2.6		mm <sup>2</sup>
Id	Bias current		55		mA

(1) With external quadrature hybrid coupler (reference on request). The minimal value depends on the quality of the external quadrature combiner.

Current source biasing network is recommended.

A bonding wire of typically 0.1 to 0.15 nH will improve the accesses matching.

## Absolute Maximum Ratings

Tamb. = 25°C (1)

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	4.0	V
Id	Drain bias current	100	mA
Ta	Operating temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +155	°C





(1) Operation of this device above anyone of these parameters may cause permanent damage.

(2) Duration < 1s.

preliminary



## Typical On-wafer Measurements in Up-Conversion mode with external IF quadrature combiner

Bias conditions:  $T_{amb} = +25^{\circ}\text{C}$ ,  $V_d = 3.5\text{V}$ ,  $I_d = 55\text{mA}$



## Typical On-wafer Compression Measurements in Up-Conversion mode with external IF quadrature combiner





Bias conditions:  $T_{amb} = +25^{\circ}\text{C}$ ,  $V_d = 3.5\text{V}$ ,  $I_d = 55\text{mA}$



preliminary



## Typical On-wafer Measurements in Down-Conversion mode with external IF quadrature combiner

Bias conditions:  $T_{amb} = +25^{\circ}\text{C}$ ,  $V_d = 3.5\text{V}$ ,  $I_d = 55\text{mA}$




## Typical On-wafer Measurements in Down-Conversion mode without external IF quadrature combiner

Bias conditions:  $T_{amb} = +25^{\circ}\text{C}$ ,  $V_d = 3.5\text{V}$ ,  $I_d = 55\text{mA}$




## Chip Assembly and Mechanical Data

*preliminary*




Note : Supply feed should be capacitively bypassed. 25µm diameter gold wire is recommended



### Bonding pad positions

( Chip thickness : 100µm. All dimensions are in micrometers )



*preliminary*

## **Ordering Information**

Chip form : CHM1291-99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.** Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**