

180W L-Band HPA


GaN HEMT on SEB Package

Description

The CHZ180AaSEB is an input matched and output pre-matched packaged Gallium Nitride High Electron Mobility Transistor. It allows broadband solutions for a variety of RF power applications in L-band. It is well suited for pulsed radar application.

The CHZ180AaSEB is proposed on a 0.5µm gate length GaN HEMT process. It is based on Quasi-MMIC technology.


It is available in a hermetic flange ceramic metal power package providing low parasitic and low thermal resistance.



Main Features

- Wide band capability: up to 1.5GHz
- Pulsed operating mode
- High power: > 180W
- High Efficiency
- DC bias: $V_{DS} = 45V$ @ $I_{D_Q} = 1.3A$
- Package: Hermetic Ceramic-Metal
- MTTf > 10^6 hours @ $T_j = 200^\circ C$
- RoHS Hermetic Flange Ceramic package

$V_{DS} = 45V$, $I_{D_Q} = 1.3A$, $P_{in} = 39dBm$
Pulsed mode (100µs-10%)



Performances given at the connector access planes.

Main Electrical Characteristics

$T_{case} = +25^\circ C$, Pulsed mode

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	1.2		1.4	GHz
G_{ss}	Small signal Gain		20		dB
P_{sat}	Saturated Output Power	52	53	54	dBm
PAE_{MAX}	Max Power Added Efficiency	45	52		%
I_{D_SAT}	Saturated Drain Current		9		A

Recommended DC Operating RatingsT_{case}= +25°C

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
V _{DS}	Drain to Source Voltage	20	45	50	V	
V _{GS_Q}	Gate to Source Voltage		-1.9		V	V _D = 45V, I _{D_Q} = 1.3A
I _{D_Q}	Quiescent Drain Current		1.3	3	A	V _D = 45V
I _{D_MAX}	Drain Current in saturation		9.6	⁽¹⁾	A	V _D = 45V, Compressed mode
I _{G_MAX}	Gate Current (forward mode)		0	64	mA	Compressed mode
P _W	Pulse width			1.5	ms	
Dc	Duty cycle		10		%	
T _{j_MAX}	Junction temperature			200	°C	

⁽¹⁾ Limited by dissipated power**DC Characteristics**T_{case}= +25°C

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
V _P	Pinch-Off Voltage	-3	-2	-1	V	V _D = 45V, I _D = I _{DSS} /100
I _{D_SAT} ⁽²⁾	Saturated Drain Current		30		A	V _D = 7V, V _G = 2V, ⁽¹⁾
I _{G_leak}	Gate Leakage Current (reverse mode)	-10			mA	V _D = 45V, V _G = -7V, ⁽¹⁾
V _{BDS}	Drain-Source Break-down Voltage		200		V	V _G = -7V, ⁽¹⁾

⁽¹⁾ Parameters extrapolated from unit cell measurement⁽²⁾ For information, limited by I_{D_MAX}, see on Absolute Maximum Ratings

RF Characteristics

T_{case} = +25°C, pulsed mode^{(1) (2)}, on board 61504481, V_{DS} = 45V, I_{D_Q} = 1.3A

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
Freq	Frequency range	1.2		1.4	GHz	Freq
G _{SS}	Small Signal Gain	17.5	20	22	dB	G _{SS}
P _{SAT}	Saturated Output Power	51.5	53	54.5	dBm	P _{SAT}
PAE	Max Power Added Efficiency	45	52		%	PAE
G _{PAE_MAX}	Associated Gain at Max PAE		13.5		dB	G _{PAE_MAX}
I _{DSAT}	Saturated Drain Current		9	10	A	I _{DSAT}
S ₁₁	Input Return Loss	11	12.5		dB	S ₁₁

⁽¹⁾ Measured on evaluation board 61501354 on the connector access planes.

⁽²⁾ Input RF and gate voltage are pulsed. Conditions are 1.5ms width, 10% duty cycle and 1μs offset between RF and DC pulse.

Absolute Maximum Ratings

T_{case} = +25°C^{(1) (2) (3)}

Symbol	Parameter	Rating	Unit	Note
V _{DS}	Drain-Source Voltage	-0.5, +60	V	
V _{GS_Q}	Gate-Source Voltage	-10, +2	V	(4),(6)
I _{G_MAX}	Maximum Gate Current in forward mode	190	mA	
I _{G_MIN}	Maximum Gate Current in reverse mode	-25	mA	
I _{D_MAX}	Maximum Drain Current	16	A	(4)
P _{IN}	Maximum Input Power	44	dBm	(5)
P _{W_MAX}	Pulse width	3	ms	
D _{C_MAX}	Duty cycle	20	%	
Top	Operating temperature range	-40 to +85	°C	
T _j	Junction Temperature	220	°C	
T _{STG}	Storage Temperature	-55 to +150	°C	

⁽¹⁾ Operation of this device above anyone of these parameters may cause permanent damage.

⁽²⁾ Duration < 1s.

⁽³⁾ The given values have not to be exceeded at the same time even momentarily for any parameter, since each parameter is independent from each other, otherwise deterioration or destruction of the device may take place.

⁽⁴⁾ Max junction temperature has to be considered

⁽⁵⁾ Linked to and limited by I_{G_MAX} & I_{G_MIN} values

⁽⁶⁾ V_{GS_Q} max limited by I_{D_MAX} and I_{G_MAX} values

Biasing procedure

1. Bias power bar gate voltage at V_{GS} close to V_p (Typically: $V_{GS} \approx -5V$)
2. Apply V_{DS} bias voltage (Typically: $V_{DS} = 50V$)
3. Increase V_{GS} up to quiescent bias drain current I_{D_Q}

The quiescent current steady state must be carefully controlled as it is influenced by the operating mode, the temperature and the overall thermal resistance.

A drain current control is recommended on the biasing network.

Device thermal information

The thermal performances of the device are based on UMS rules to evaluate the junction temperature (T_j). This temperature is defined as the peak temperature in the channel area.

This same procedure is the basis for junction temperature evaluation of the samples used to derive the Median lifetime and activation energy for the particular technology on which the CHZ180AaSEB is fabricated (GaN Power HEMT 0.5 μ m).


The temperature T_{case} is defined as the package back side temperature


The thermal resistance (R_{th}) is given in different operating modes according to the following table. The device assembly must be adapted to the operating mode. Thermal analysis is recommended. More information is available on request.

Typical Thermal Resistance	R_{th}	Packaged device Characteristic $T_{case} = 85^{\circ}\text{C}$	0.8	$^{\circ}\text{C/W}$
Junction Temperature	T_j	$P_{diss} = 145\text{W}$ CW	200	$^{\circ}\text{C}$
Typical Thermal Resistance	R_{th}	Packaged device Characteristic $T_{case} = 85^{\circ}\text{C}$	0.6	$^{\circ}\text{C/W}$
Junction Temperature	T_j	$P_{diss} = 190\text{W}$ Pulse = 1.5ms / 10%	200	$^{\circ}\text{C}$

The package back side temperature is considered uniform.

Median Life Time versus Junction Temperature




Simulated Source and Load Impedances $V_{DS} = 45V$, $I_{D_Q} = 1.3A$ 

Frequency (GHz)	Source	Load
Typical [1.2-1.4]	50 - j0	16 - j20

These values are given in the reference plane defined by the connection between the package leads and the PCB. A gap of 200 μ m is considered between the edge of the package and the PCB.

Typical Performance on Evaluation Board (Ref. 61504481)

Tcase = +25°C, Pulsed mode ⁽¹⁾. Measured on the connector access planes.




⁽¹⁾ Input RF and gate voltage are pulsed. Conditions are 100μs width, 10% duty cycle and 1μs offset between DC and RF pulse


Typical Performance on Evaluation Board (Ref. 61504481)

T_{case} = +25°C, Pulsed mode ⁽¹⁾. Measured on the connector access planes.

P_{out}, Gain, PAE & I_d @1.3GHz
V_{DS} = 45V, I_{D_Q} = 1.3A



P_{out}, PAE & Gain @39dBm
V_{DS} = 45V, I_{D_Q} = 1.3A



⁽¹⁾ Input RF and gate voltage are pulsed. Conditions are 100μs width, 10% duty cycle and 1μs offset between DC and RF pulse.


Typical Performance in Temperature (evaluation board)

Measured on the connector access planes. (Board ref 61501354).


Tamb. = -20°C, +0°C, +25°C, +65°C & +85°C

Pulsed mode ⁽¹⁾, $V_{DS} = 45V$, $I_{D_Q} = 1.3A$ (fixed @ +25°C)

Linear Gain versus temperature




Input Return Loss versus temperature



⁽¹⁾ Input RF and gate voltage are pulsed. Conditions are 100μs width, 10% duty cycle and 1μs offset between DC and RF pulse.

Demonstration Amplifier Low Frequency Equivalent Schematic


(Ref. 61504481)




Demonstration Amplifier / Bill of Materials

Designator	Type	Value - Description	Qty
C1	Capacitor	1.5pF, +/- 0.1pF, 0603	2
C2	Capacitor	8.2pF, +/- 5%, 0603	2
C3	Capacitor	100pF, +/- 5%, 0603	2
C4	Capacitor	1nF, +/- 5%, 0805	2
C5	Capacitor	1μF, +/- 10%, 1812	2
C6	Capacitor	68μF, +/- 20%, H13	1
C7	Capacitor	10pF, +/- 5%, 0603	1
L1	Inductor	Air Inductor 22nH +/-5.2%	2
R1	Resistor	20Ω, +/- 1%, 0603	1
R2	Resistor	3Ω, +/- 1%, 0603	1
J1, J2	Connector	SMD 5 contacts	2
J3	Connector	N	2
Q1	HPA	CHZ180A-SEB	1
-	PCB	RF35P, Er=3.5, h=508μm	-

Amplifier Evaluation Board (Ref. 61504481)




Amplifier Evalcuation Board



Package outline

Unit : mm

Tolerances : ± 0.1



⁽¹⁾ Tcase locates the reference point used to monitor the device temperature. This point has been taken at the device / system interface to ease system thermal design.
Chamfered lead indicates the gate access of the amplifier.

Recommended Assembly Procedure

CHZ180AaSEB is available as a flange package to be bolted down onto a thermal heat sink also used as main electrical ground. Use preferably screw M2 and flat washers.


Thermal and electrical resistance at the package to heat sink interface has to be as low as possible. Thermal electrically conductive grease or conductive thin layer like indium sheets are recommended between the package and the heat sink.

In case a thermal grease is selected, we recommend to use material offering thermal conductivity $>5\text{W/m.K}$ and electrical resistivity $<0.01\text{ ohm.cm}$. The grease layer thickness should be about $25\mu\text{m}$ (1 mil).

Contact interface quality can be improved by cleaning process prior device mounting on the heat-sink. Such operation will enhance the thermal and electrical contact by oxide removal at each interface.

Package leads can be soldered on printed circuit board traces by using RoHS solder past.

Cavity depth and width to be performed into the heat-sink where the device will be mounted are important to achieve the best performances. These dimensions have to be optimized in order to minimize the distance between device and signal traces made on the printed circuit board (PCB). But they also have to be calculated in order to accommodate device variations in height. The following drawing gives the relationship between device dimensions (Hpack & Wpack) and optimal cavity depth (Hcav) and width (Wcav) depending on the printed circuit-board configuration (HPCB)



$$H_{cav} = (H_{pack_{min}} - H_{PCB_{max}})^{+0}_{-0.05}$$

$$W_{cav} = (W_{pack_{max}} + 0.4)^{+0}_{-0.05}$$

dimensions are in mm

Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <https://www.ums-rf.com>.

Recommended ESD management

Refer to the application note AN0020 available at <https://www.ums-rf.com> for ESD sensitivity and handling recommendations for the UMS package products.

Qualification domain

The CHZ180AaSEB is qualified according to UMS rules, excluding humid environment as it is in hermetic package

Ordering Information

Ceramic metal package: CHZ180AaSEB/XY
Stick: XY = 26

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorized for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**