


## Introduction

The CL12464FF receiver converts serial four LVDS data streams data back into parallel 28bits (24bits of RGB data and 4bits of HSYNC, VSYNC, DE and Control) of LVCMS parallel. The CL12464FF receiver' outputs are Falling edge clock. The CL12464FF receiver is an ideal means to solve EMI and cable size problems associated with wide, high-speed LVCMS interfaces.

## Feature

- Input Clock: 20MHz~85MHz Input Data Rate: 140Mbps~595Mbps
- Output Clock: 20MHz to 85MHz shift clock support
- Low power single 3.3V
- A falling edge strobe
- Supports VGA, SVGA, XGA, SXGA, SXGA+
- Narrow bus reduces cable size
- PLL requires no external components
- Power down mode
- Low Profile 56 Lead TSSOP Package
- 345mV swing LVDS devices for low EMI
- Supports Fail-Safe function to all input channels
- Pin Compatible with DS90C384/386, THC63LVDM84B

## Block Diagram



**Pin Configuration**

RxOUT22	1		56	Vcc
RxOUT23	2		55	RxOUT21
RxOUT24	3		54	RxOUT20
GND	4		53	RxOUT19
RxOUT25	5		52	GND
RxOUT26	6		51	RxOUT18
RxOUT27	7		50	RxOUT17
LVDS GND	8		49	RxOUT16
RxIN0-	9		48	Vcc
RxIN0+	10		47	RxOUT15
RxIN1-	11		46	RxOUT14
RxIN1+	12		45	RxOUT13
LVDS Vcc	13		44	GND
LVDS GND	14		43	RxOUT12
RxIN2-	15		42	RxOUT11
RxIN2+	16		41	RxOUT10
RxCLKIN-	17		40	Vcc
RxCLKIN+	18		39	RxOUT9
RxIN3-	19		38	RxOUT8
RxIN3+	20		37	RxOUT7
LVDS GND	21		36	GND
PLL GND	22		35	RxOUT6
PLL Vcc	23		34	RxOUT5
PLL GND	24		33	RxOUT4
Power Down	25		32	RxOUT3
RxCLKOUT	26		31	Vcc
RxOUT0	27		30	RxOUT2
GND	28		29	RxOUT1

CL12464FF

**Pin Description**

Pin Name	No of Pin	I/O	Pin Description
RxOUT	28	OUT	LVC MOS Data Outputs
RxIN+	4	IN	Positive LVDS Differential Data Inputs
RxIN-	4	IN	Negative LVDS Differential Data Inputs
RxCLKOUT	1	OUT	LVC MOS Level Clock Output
RxCLKIN+	1	IN	Positive LVDS Differential Clock Input
RxCLKIN-	1	IN	Negative LVDS Differential Clock Input
Power Down	1	IN	H:Normal Operation L:Power Down (all Outputs are Hi-Z)
Vcc / GND	3/5	IN	Power Supply/Ground Pins for LVC MOS Outputs
PLL Vcc / PLL GND	1/2	IN	Power Supply/Ground Pins for PLL
LVDS Vcc / LVDS GND	2/4	IN	Power Supply/Ground Pins for LVDS Inputs

**Control Signal Truth Table**

Power Down	$\overline{R_F}$	OE	RxOUT	RxCLKOUT
0	0	0	All Outputs Hi-Z	Output Hi-Z
0	0	1	All "0" Outputs	"0" Output
0	1	0	All Outputs Hi-Z	Output Hi-Z
0	1	1	All "0" Outputs	"0" Output
1	0	0	All Outputs Hi-Z	Output Hi-Z
1	0	1	All Data Outputs	Falling Edge
1	1	0	All Outputs Hi-Z	Output Hi-Z
1	1	1	All Data Outputs	Rising Edge

**Absolute Maximum Ratings**

Supply Voltages	-0.3V to +4V
LVCMOS Input Voltage	-0.3V to (Vcc+0.3V)
LVCMOS Output Voltage	-0.3V to (Vcc+0.3V)
LVDS Receiver Input Voltage	-0.3V to (Vcc+0.3V)
Junction Temperature	+150 °C
Storage Temperature	-65 °C to +150 °C
Lead Temperature (Soldering, 4sec)	+260 °C
Maximum Power Dissipation Capacity at 25°C	1.4 W

**Electrical Characteristics****1. LVCMOS DC Specification**

Vcc=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions	min	typ	max	unit
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	
I <sub>IN</sub>	Input Current	V <sub>IN</sub> =V <sub>CC</sub> ,GND,2.5V or 0.4V		±5.1	±10	µA
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> =-0.4mA	2.4			V
V <sub>OL</sub>	Low Level Output Voltage		I <sub>OL</sub> =12mA		0.8	

**2. LVDS DC Specification**

Vcc=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions	min	typ	max	unit
V <sub>TH</sub>	Differential Input High Threshold	V <sub>CM</sub> =+1.2V			100	mV
V <sub>TL</sub>	Differential Input Low Threshold		-100			
I <sub>IN</sub>	Input Current	0V≤V <sub>IN</sub> ≤V <sub>CC</sub>			±10	µA

**3. Receiver Supply Current**

Vcc=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	Conditions		min	typ	max	unit
ICCRW	Receiver Supply Current	C <sub>L</sub> =8pF Worst Case Pattern	f=65MHz		73	94	mA
			f=85MHz		83	96	
ICCRG	16Gray Scale Pattern	C <sub>L</sub> =5pF	f=65MHz		40	54	µA
		16Gray Scale Pattern	f=85MHz		52	64	
ICCRZ		Power Down=Low				10	µA

## 4. Switching Characteristics


Vcc=3.0V to 3.6V Ta=-10°C to 70°C

Symbol	Parameter	min	typ	max	unit
RCOP	RxCLK OUT Period	7.41	T	50	ns
RCOH	RxCLK OUT High Time		T/2		
RCOL	RxCLK OUT Low Time		T/2		
CLHT	LVCMOS Low to High Transition Time		1	3	
CHLT	LVCMOS High to Low Transition Time		1	3	
RSPos0	Receiver Input Strobe Position for Bit 0	-0.5	0	+0.5	
RSPos1	Receiver Input Strobe Position for Bit 1	T/7-0.5	T/7	T/7+0.5	ns
RSPos2	Receiver Input Strobe Position for Bit 2	2T/7-0.5	2T/7	2T/7+0.5	
RSPos3	Receiver Input Strobe Position for Bit 3	3T/7-0.5	3T/7	3T/7+0.5	
RSPos4	Receiver Input Strobe Position for Bit 4	4T/7-0.5	4T/7	4T/7+0.5	
RSPos5	Receiver Input Strobe Position for Bit 5	5T/7-0.5	5T/7	5T/7+0.5	
RSPos6	Receiver Input Strobe Position for Bit 6	6T/7-0.5	6T/7	6T/7+0.5	
RSRC	RxOUT Setup to RxCLK OUT		T/2-2.5		ns
RHRC	RxOUT Hold to RxCLK OUT		T/2-2.5		
RCCD	RxCLK IN to RxCLK OUT Delay		4T/7		
RPLLS	Receiver Phase Lock Loop Set			10	ms
RPDD	Receiver Power Down Delay			1	us

**Fail-Safe Function**





The CL12464FF receiver output "high" when the differential inputs is :


- 1) Open
- 2) Undriven and Shorted
- 3) Undriven and Terminated

**Fig.1 Worst Case Test Pattern**


<u>PIN Name</u>	<u>Signal</u>	<u>Signal Pattern</u>	<u>Signal Frequency</u>
RxCLK OUT	DOT CLK		f
RxOUT0	R0		f/16
RxOUT1	R1		f/8
RxOUT2	R2		f/4
RxOUT3	R3		f/2
RxOUT4	R4		Steady State, Low
RxOUT6	R5		Steady State, Low
RxOUT27	R6		Steady State, Low
RxOUT6	R7		Steady State, Low
RxOUT7	G0		f/16
RxOUT8	G1		f/8
RxOUT9	G2		f/4
RxOUT12	G3		f/2
RxOUT13	G4		Steady State, Low
RxOUT14	G5		Steady State, Low
RxOUT10	G6		Steady State, Low
RxOUT11	G7		Steady State, Low
RxOUT15	B0		f/16
RxOUT18	B1		f/8
RxOUT19	B2		f/4
RxOUT20	B3		f/2
RxOUT21	B4		Steady State, Low
RxOUT22	B5		Steady State, Low
RxOUT16	B5		Steady State, Low
RxOUT17	B7		Steady State, Low
RxOUT23	CNTL		Steady State, Low
RxOUT24	HSYNC		Steady State, High
RxOUT25	VSYNC		Steady State, High
RxOUT26	DE		Steady State, High

**Fig.2 16 Grayscale Test Pattern**



**Fig.3: LVCMOS Output Load****Fig.4: LVCMOS Output Transition Times****Fig.5: Receiver Setup/hold and Low/High Times****Fig.6: Receiver Clock in to Clock out Delay**



**Fig.7: Receiver Phase Lock Loop Set Time**



**Fig.8: Parallel LVCMOS Data(TxIN) Inputs Mapped to LVDS(TxOUT) Outputs**

**Fig.9: Receiver Power Down Delay****Fig.10: Receiver LVDS Input Strobe Position**

**URIOS**

**CL12464FF**

**LVDS Receiver 24bit FPD-link 85MHz**

---

**URIOS**

**CL12464FF  
XXXXXX**



**Modification History**

Version	Date	Contents
1.00	2010 / 1 / 12	1) Block Diagram changed
0.30	2007 / 7 / 18	1) Input Clock frequency & Data rate added
0.20	2006 / 5 / 23	1) From CL12464AF to CL12464FF changed 2) Fail-Safe Function added 3) Package LOGO changed 4) Supply Current value changed 5) Maximum Dot Clock Frequency changed 6) IOL value changed for Changing Frequency 7) The output Rising/Falling Time value changed 8) RxCLK OUT Cycle Time Changed
0.10	2005 / 5 / 10	Fig.2 Modified turn of Pin Name and Signal
0.00	2003 / 5 / 15	First Version