

Document Title

256K x 16 bit Super Low Power and Low Voltage Full CMOS RAM

www.DataSheet4U.com

Revision History

| Revision No. | History | Draft date | Remark |
|--------------|--|------------------------------|-------------|
| 0.0 | Initial Draft | Dec. 22 nd , 2003 | Preliminary |
| 0.1 | Add tCP=10ns in AC characteristics Minor Changes | Mar. 10 th , 2004 | Final |
| 0.2 | Minor Changes | Jul. 6 th , 2004 | Final |
| 0.3 | Modified functional description & MRS update timing Minor Changes | Nov. 8 th , 2004 | Final |
| 0.4 | Added G(Pb-Free) and H(Pb-Free & Halogen Free) descriptions Removed the MRS DPD function Minor Changes | Oct. 26 th , 2005 | Final |
| 0.5 | Removed 60ns descriptions | Aug. 22 nd , 2006 | Final |

256K x 16 bit Super Low Power and Low Voltage Full CMOS RAM

FEATURES

- Process Technology : Full CMOS
- Organization : 256K x 16
- Power Supply Voltage : 2.7~3.3V
- Low Power & Page Modes
 - CMP0417AA1 : support the PASR function
 - CMP0417AA2 : support the DPD function
 - CMP0417AA4 : support the PASR/PAGE function
 - CMP0417AA5 : support the DPD/PAGE function
- Three state output and TTL Compatible
- Package Type : 48-FBGA-6.00x8.00 mm²
- Separated I/O power(VCCQ) & Core Power(VCC)
- Page read/write operation up to 16 words (CMP0417AA4, CMP0417AA5)
- DPD mode when /ZZ goes low (CMP0417AA2, CMP0417AA5)


PRODUCT FAMILY

| Product Family | Operating Temperature | Operating Voltage (V) | | | Speed | Power Dissipation | | | | | |
|-----------------|-----------------------|-----------------------|------|------|-------|-------------------|------|----------|------|-----------------------------|------|
| | | Min. | Typ. | Max. | | ICC1 | | ICC2 | | ISB1 (CMOS Standby Current) | |
| | | | | | | f = 1MHz | | f = fmax | | | |
| | | | | | | Typ. | Max. | Typ. | Max. | Typ. | Max. |
| CMP0417AAx-F70E | Industrial (-25~85°C) | 2.7 | 3.0 | 3.3 | 70ns | 1.5mA | 3mA | 12mA | 20mA | 30uA | 70uA |

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at Vcc = Vcc (typ) and T_A = 25C.

2. F=FBGA, G=FBGA(Pb-Free), H=FBGA(Pb-Free & Halogen Free), W=WAFER


PIN DESCRIPTION



48-FBGA : Top View(Ball Down)

| Name | Function | Name | Function |
|------------|---------------------|------|---------------------|
| /ZZ | Low Power Modes | VCC | Core Power |
| /CS | Chip Select Input | VCCQ | I/O Power |
| /OE | Output Enable Input | VSS | Ground |
| /WE | Write Enable Input | /UB | Upper Byte(I/O9~16) |
| A0~A17 | Address Inputs | /LB | Lower Byte(I/O 1~8) |
| I/O1~I/O16 | Data Inputs/Outputs | DNU | Do Not Use |
| NC | No Connection | | |

FUNCTIONAL BLOCK DIAGRAM



PRODUCT LIST

| Extended Temperature Products(-25~85°C) | |
|---|---|
| Part Name | Function |
| CMP0417AAx-F70E | 48-FBGA, 70ns, VCC=3.0V, VCCQ=3.0V(2.5V,1.8V) |

1. F=FBGA, G=FBGA(Pb-Free), H=FBGA(Pb-Free & Halogen Free), W=WAFER

FUNCTIONAL DESCRIPTION

| /CS | /ZZ | /OE | /WE | /LB | /UB | I/O1-8 | I/O9-16 | Mode | Power |
|-----------------|-----|-----------------|-----------------|-----------------|-----------------|--------|---------|------------------|-------------------------------|
| H | H | X ¹⁾ | X ¹⁾ | X ¹⁾ | X ¹⁾ | High-Z | High-Z | Deselected | Standby |
| X ¹⁾ | L | X ¹⁾ | X ¹⁾ | X ¹⁾ | X ¹⁾ | High-Z | High-Z | Deselected | DPD ²⁾ |
| H | L | X ¹⁾ | X ¹⁾ | X ¹⁾ | X ¹⁾ | High-Z | High-Z | Deselected | Low Power Modes ³⁾ |
| X ¹⁾ | H | X ¹⁾ | X ¹⁾ | H | H | High-Z | High-Z | Deselected | Standby |
| L | H | H | H | L | X ¹⁾ | High-Z | High-Z | Output Disabled | Active |
| | H | H | H | X ¹⁾ | L | High-Z | High-Z | Output Disabled | Active |
| L | H | L | H | L | H | Dout | High-Z | Lower Byte Read | Active |
| | | | | H | L | High-Z | Dout | Upper Byte Read | Active |
| | | | | L | L | Dout | Dout | Word Read | Active |
| | | X ¹⁾ | L | L | H | Din | High-Z | Lower Byte Write | Active |
| | | | | H | L | High-Z | Din | Upper Byte Write | Active |
| | | | | L | L | Din | Din | Word Write | Active |

1. X means don't care.(Must be low or high state)

2. In case of CMP0417AA2 & CMP0417AA5 product

3. In case of CMP0417AA1 & CMP0417AA4 product

ABSOLUTE MAXIMUM RATINGS¹⁾

| Item | Symbol | Ratings | Unit |
|---------------------------------------|-----------|------------------|------|
| Voltage on any pin relative to Vss | VIN, VOUT | -0.2 to Vcc+0.3V | V |
| Voltage on Vcc supply relative to Vss | Vcc | -0.2 to 3.6 | V |
| Power Dissipation | PD | 1.0 | W |
| Storage temperature | TSTG | -65 to 150 | °C |
| Operating Temperature | TA | -25 to 85 | °C |

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS¹⁾

| Item | Symbol | CMP0417AA | | | | | | Unit |
|------------------------------------|--------|--------------------|-----------------------|--------------------|-----------------------|--------------------|-----------------------|------|
| | | Min | Max | Min | Max | Min | Max | |
| Supply voltage | VCC | 2.7 | 3.3 | 2.7 | 3.3 | 2.7 | 3.3 | V |
| I/O operating voltage (VCCQ ≤ VCC) | VCCQ | 2.7 | 3.3 | 2.25 | 2.75 | 1.65 | 1.95 | V |
| Ground | VSS | 0 | 0 | 0 | 0 | 0 | 0 | V |
| Input high voltage | VIH | 0.8VCCQ | VCC+0.2 ²⁾ | 0.8VCCQ | VCC+0.2 ²⁾ | 0.8VCCQ | VCC+0.2 ²⁾ | V |
| Input low voltage | VIL | -0.2 ³⁾ | 0.2VCCQ | -0.2 ³⁾ | 0.2VCCQ | -0.2 ³⁾ | 0.2VCCQ | V |

Note :

1.TA=-25 to 85°C, otherwise specified.

2. Overshoot : Vcc+1.0V in case of pulse width≤20ns.

3. Undershoot : -1.0V in case of pulse width≤20ns.

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz , T_A=25°C)

| Item | Symbol | Test Condition | Min | Max | Unit |
|--------------------------|-----------------|---------------------|-----|-----|------|
| Input capacitance | C _{IN} | V _{IN} =0V | - | 8 | pF |
| Input/Output capacitance | C _{IO} | V _{IO} =0V | - | 8 | pF |

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS


| Item | Symbol | Test Conditions | Min | Typ | Max | Unit |
|---------------------------------------|-----------------|---|---------------------|-----|---------------------|------|
| Input leakage current | I _{LI} | V _{IN} =V _{SS} to V _{CC} | -1 | - | 1 | uA |
| Output leakage current | I _{LO} | /CS=V _{IH} , /ZZ=V _{IH} , /OE=V _{IH} or /WE=V _L , V _{IO} =V _{SS} to V _{CC} | -1 | - | 1 | uA |
| Average operating current | ICC1 | Cycle time=1us, 100%duty, I _{IO} =0mA, /CS≤0.2V, /ZZ=V _{IH} , V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V | - | - | 3 | mA |
| | ICC2 | Cycle time=Min, I _{IO} =0mA, 100% duty, /CS=V _L , /ZZ=V _{IH} , V _{IN} =V _L or V _{IH} | - | - | 25 | mA |
| Output low voltage | V _{OL} | I _{OL} =0.5mA | | | 0.2V _{CCQ} | V |
| Output high voltage | V _{OH} | I _{OH} =-0.5mA | 0.8V _{CCQ} | | | V |
| Standby Current(TTL) | ISB | /CS=V _{IH} , /ZZ=V _{IH} , Other inputs=V _{IH} or V _L | - | - | 0.3 | mA |
| Standby Current(CMOS) | ISB1 | /CS≥V _{CC} -0.2V, /ZZ≥V _{CC} -0.2V, Other inputs=0~V _{CC} | - | - | 70 | uA |
| Deep Power Down Current ¹⁾ | ISB0 | /ZZ≤0.2V, Other inputs=0~V _{CC} , No refresh(DPD) | - | - | 10 | uA |
| Low Power Modes | ISB0a | /ZZ≤0.2V, Other inputs=0~V _{CC} , ¼ refresh area selection | - | - | 40 | uA |
| | ISB0b | /ZZ≤0.2V, Other inputs=0~V _{CC} , ½ refresh area selection | - | - | 50 | uA |
| | ISB0c | /ZZ≤0.2V, Other inputs=0~V _{CC} , All refresh area selection | - | - | 70 | uA |

1. CMP0817BA2 & CMP0817BA5 products support DPD(Deep Power Down) Current

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level : 0.2 to VCC-0.2V
 Input rising and falling time : 5ns
 Input and output reference voltage : 0.5*VCCQ
 Output load (see right) : CL=30pF+1TTL



AC CHARACTERISTICS (VCC=2.7V~3.3V, Extended product : T_A=-25 to 85°C)


| Parameter List | | Symbol | 70ns | | Units |
|------------------------------------|------------------------------------|--------|------|------|-------|
| | | | Min | Max | |
| Read | Read Cycle Time | tRC | 70 | 160k | ns |
| | Address Access Time | tAA | - | 70 | ns |
| | Chip Select to Output | tCO | - | 70 | ns |
| | Output Enable to Valid Output | tOE | - | 25 | ns |
| | /UB, /LB Access Time | tBA | - | 70 | ns |
| | Chip Select to Low-Z Output | tLZ | 10 | - | ns |
| | /UB, /LB Enable to Low-Z Output | tBLZ | 10 | - | ns |
| | Output Enable to Low-Z Output | tOLZ | 5 | - | ns |
| | Chip Disable to High- Z Output | tHZ | 0 | 5 | ns |
| | /UB, /LB Disable to High- Z Output | tBHZ | 0 | 5 | ns |
| | Output Disable to High- Z Output | tOHZ | 0 | 5 | ns |
| | Output Hold from Address Change | tOH | 5 | - | ns |
| Write | Write Cycle Time | tWC | 70 | 160k | ns |
| | Chip Select to End of Write | tCW | 60 | - | ns |
| | Address Set-up Time | tAS | 0 | - | ns |
| | Address Valid to End of Write | tAW | 60 | - | ns |
| | /UB, /LB Valid to End of Write | tBW | 60 | - | ns |
| | Write Pulse Width | tWP | 50 | - | ns |
| | Write Recovery Time | tWR | 0 | - | ns |
| | Write to Output High-Z | tWHZ | 0 | 5 | ns |
| | Data to Write Time Overlap | tDW | 20 | - | ns |
| | Data Hold from Write Time | tDH | 0 | - | ns |
| End Write to Output Low-Z | tOW | 5 | - | ns | |
| Page | Page Mode Cycle Time | tPC | 25 | - | ns |
| | Page Mode Address Access Time | tPAA | - | 25 | ns |
| | Maximum Cycle Time | tMRC | - | 160k | ns |
| /CS High Pulse Width ¹⁾ | | tCP | 10 | - | ns |

1. /CS High Pulse Width is defined by /CS or (/UB and /LB) because /UB & /LB can make standby mode when /UB=High and /LB=High.

Power Up Sequence

1. Apply Power
2. Maintain stable power for a minimum of 200us with /CS=V_{IH}


Standby Mode State machines




Standby Mode Characteristics

| Mode | Memory Cell Data | Standby Current(uA) | Wait Time(us) |
|----------------------|------------------|---------------------|---------------|
| Standby | Valid | 70 (ISB1) | 0 |
| Deep Power Down Mode | Invalid | 10 (ISB0) | 200 |
| Low Power Modes | ¼ valid | 40 (ISB0a) | 0 |
| | ½ valid | 50 (ISB0b) | 0 |
| | valid | 70 (ISB0c) | 0 |

READ CYCLE (1) (Address controlled, /CS=/OE=VIL, /ZZ=/WE=VIH, /UB or/and /LB=VIL)




READ CYCLE (2) (/ZZ=/WE=VIH)




1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
3. Do not access device with cycle timing shorter than tRC(tWC) for continuous periods > 160µs.

PAGE READ CYCLE (/ZZ=/WE=VIH, 16 words access)




1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
3. Do not access device with cycle timing shorter than tRC(tWC) for continuous periods > 160µs.


WRITE CYCLE (1) (/WE controlled, /ZZ=VIH)



WRITE CYCLE (2) (/CS controlled, /ZZ=/WE=VIH)




WRITE CYCLE (3) (/UB, /LB controlled, /ZZ=VIH)



1. A write occurs during the overlap (t_{WP}) of low /CS and /WE. A write begins when /CS goes low and /WE goes low with asserting /UB or /LB for single byte operation or simultaneously asserting /UB and /LB for double byte operation. A write ends at the earliest transition when /CS goes high and WE goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the /CS going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CS or /WE going high.
5. Do not access device with cycle timing shorter than $t_{RC}(t_{WC})$ for continuous periods > 160 μ s.

PAGE WRITE CYCLE (Address controlled, /ZZ=VIH)




1. A write occurs during the overlap (t_{WP}) of low /CS and /WE. A write begins when /CS goes low and /WE goes low with asserting /UB or /LB for single byte operation or simultaneously asserting /UB and /LB for double byte operation. A write ends at the earliest transition when /CS goes high and /WE goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the /CS going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CS or /WE going high.
5. Do not access device with cycle timing shorter than $t_{RC}(t_{WC})$ for continuous periods > 160us.

LOW POWER MODES

1. Mode Register Set

www.DataSheet4U.com



Array Refresh Area

| A1 | A0 | Type |
|----|----|----------------------|
| 0 | 0 | Full Array (Default) |
| 0 | 1 | RFU ¹⁾ |
| 1 | 0 | ½ Array |
| 1 | 1 | ¼ Array |

1. RFU : Reserved for the Future Use

Half Selection (Top / Bottom)


| A2 | Type |
|----|------------------|
| 0 | Bottom (Default) |
| 1 | Top |

Array On/Off on /ZZ

| A3 | Type |
|----|--------------------------------------|
| 0 | Partial Array Refresh Mode (Default) |
| 1 | Reduced Memory Size Mode |

Note: The RMS(Reduced Memory Size) mode is enabled after /ZZ goes high and remains enabled after /ZZ goes high. To change to a different mode, the mode register will have to be rewritten.


2. MRS Update



The register update take place on the rising edge of /ZZ. Once the register is updated, the next time /ZZ goes low, without any updates to the register starting within the tZZWE max time of 1us, the part will refresh the array selected. The data bus is a don't care When /ZZ is low during the register updates.

3. Deep Power Down Mode Entry/Exit

www.DataSheet4U.com



| Parameter | Description | Min | Max | Units |
|-------------------------------|-------------------------|-----|-----|-------|
| tCDR | Chip Deselect to ZZ Low | 0 | - | ns |
| tR(Deep Power Down Mode only) | Operation Recovery Time | 200 | - | us |
| tZZmin | Low Power Mode Time | 10 | - | us |

4. Address Information

Partial Array Refresh Mode (A3=0, A4=1)

| A2 | A1,A0 | Refresh Section | Address | Size | Density |
|----|-------|-----------------|---------------|----------|---------|
| 0 | 10 | 1/2 | 00000h-1FFFFh | 128Kbx16 | 2Mb |
| X | 00 | Full | 00000h-3FFFFh | 256Kbx16 | 4Mb |
| 1 | 10 | 1/2 | 20000h-3FFFFh | 128Kbx16 | 2Mb |

Reduced Memory Size Mode (A3=1, A4=1)

| A2 | A1,A0 | Refresh Section | Address | Size | Density |
|----|-------|-----------------|---------------|----------|---------|
| 0 | 10 | 1/2 | 00000h-1FFFFh | 128Kbx16 | 2Mb |
| 1 | 10 | 1/2 | 20000h-3FFFFh | 128Kbx16 | 2Mb |


PACKAGE DIMENSION

Unit : millimeters


48 BALL FINE PITCH BGA(0.75mm ball pitch)

www.DataSheet4U.com


Top View




Bottom View



Side View



Detail A



| | Min | Typ | Max |
|----|------|------|------|
| A | - | 0.75 | - |
| B | 5.90 | 6.00 | 6.10 |
| B1 | - | 3.75 | - |
| C | 7.90 | 8.00 | 8.10 |
| C1 | - | 5.25 | - |
| D | 0.30 | 0.35 | 0.40 |
| E | - | 1.00 | - |
| E1 | - | 0.75 | - |
| E2 | 0.20 | 0.25 | 0.30 |
| Y | - | - | 0.08 |

NOTES.

1. Bump counts : 48(8row x 6column)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity : 0.08(Max)