CALIFORNIA MICRO DEVICES

CMPWR120

250mA / 3.3V SmartOR™ POWER REGULATOR

Features

- Automatic detection of V_{cc} input supply
- Drive output logic to control external switch
- · Glitch-free output during supply transitions
- · 250mA output maximum load current
- Built-in hysteresis during supply selection
- Controller operates from either $\rm V_{cc}$ or $\rm V_{out}$
- 8-pin SOIC narrow package


Applications

- · PCI adapter cards
- Network Interface Cards (NIC's)
- Dual power systems
- · Systems with standby capabilities
- See Application Note AP211

Product Description

California Micro Devices' SmartORTM CMPWR120 is a low dropout regulator that delivers up to 250mA of load current at a fixed 3.3V output. An internal threshold level (typically 4.1V) is used to prevent the regulator from being operated below dropout voltage. The device continuously monitors the input supply and will automatically disable the regulator when V_{cc} falls below the threshold level. When the regulator is disabled, the control signal "Drive" (Active Low) is enabled, which allows an external PMOS switch to power the load from an auxiliary 3.3V supply. When V_{cc} is restored to a level above the select threshold, the control signal for the external PMOS switch is disabled and the regulator is once again enabled.

All the necessary control circuitry needed to provide a smooth and automatic transition between the supplies has been incorporated. This allows V_{cc} to be dynamically switched without loss of output voltage.



ABSOLUTE MAXIMUM RATINGS			
Parameter	Rating	Unit	
ESD Protection (HBM)	tection (HBM) 2000		
V _{CC} Input Voltage	6, GND –0.5	V	
Drive Logic Voltage	V _{CC} 0.5, GND –0.5	V	
Storage Temperature Range	-40 to 150	°C	
Operating Ambient	0 to 70	°C	
Operating Junction	0 to 125	°C	
Power Dissipation: SOIC (Note 1)	0.5	W	

OPERATING CONDITIONS				
Parameter	Range	Unit		
V _{CC}	5 ± 0.5	V		
Temperature (Ambient)	0 to 70	°C		
Load Current	0 to 250	mA		
C _{EXT}	4.7 ± 10%	μF		

ELECTRICAL OPERATING CHARACTERISTICS (over operating conditions unless specified otherwise)						
Symbol	Parameter	Conditions	MIN	ТҮР	MAX	UNIT
Vout	Regulator Output Voltage	$250\text{mA} < I_{\text{LOAD}} < 0\text{mA}$	3.135	3.30	3.465	V
I _{OUT}	Regulator Output Current		250			mA
V _{CCSEL}	Select Voltage	Regulator Enabled	3.90	4.35	4.45	V
VCCDES	Deselect Voltage	Regulator Disabled	3.90	4.10	4.45	V
VCCHYST	Hysteresis Voltage	Hysteresis (Note 2)	3.90	0.25	4.45	V
I _{S/C}	Short Circuit Output Current	$V_{CC} = 5V, V_{OUT} = 0V$		1200		mA
IRCC	V _{CC} Pin Reverse Leakage	V _{OUT} = 3.3V, V _{CC} = 0V		5	50	μA
V _{R LOAD}	Load Regulation	$V_{CC} = 5V$, $I_{LOAD} = 20$ to 250mA		35		mV
V _{R LINE}	Line Regulation	$V_{CC} = 4.5V$ to 5.5V, $I_{LOAD} = 5mA$		2		mV
lcc	Quiescent Supply Current	$V_{CC} > V_{CCSEL}$, $I_{LOAD} = 0mA$		1.0	3.0	mA
		V _{CCDES} > V _{CC} > V _{OUT}		0.15	0.25	mA
		V _{OUT} > V _{CC}		0.01	0.02	mA
Ignd	Ground Pin Current (Note 3)	V _{CCSEL} (Regulator Disabled)		0.15	0.30	mA
		$V_{CC} = 5V$, $I_{LOAD} = 5mA$		1.0	2.5	mA
		$V_{CC} = 5V$, $I_{LOAD} = 250mA$		1.2	3.0	mA
Roн	Drive Pull-up Resistance	RPULLUP to VCC, VCC > VCCSEL		100	400	Ω
R _{OL}	Drive Pull-down Resistance	R _{PULLDOWN} to GND, V _{CCDES} > V _{CC}		200	400	Ω
t _{DH}	Drive High Delay	$C_{\text{DRIVE}} = 1$ nF, $V_{\text{CC}} t_{\text{RISE}} < 100$ ns		1.0		μs
tDL	Drive Low Delay	C _{DRIVE} = 1nF, V _{CC} t _{FALL} < 100ns		0.2		μs

Note 1: The power rating is based on a printed circuit board heat spreading capability equivalent to 2 square inches of copper connected to the GND pins. Typical multi-layer boards using power plane construction will provide this heat spreading ability without the need for additional dedicated copper area. (Please consult with factory for thermal evaluation assistance.)

Note 2: The hysteresis defines the maximum level of acceptable disturbance on V_{CC} during switching. It is recommended that the V_{CC} source impedance be kept below 0.25 Ω to ensure the switching disturbance remains below the hysteresis during select/deselect transitions. An input capacitor may be required to help minimize the switching transient.

Note 3: Ground pin current consists of controller current (0.15mA) and regulator current if enabled. The controller always draws 0.15mA from either V_{CC} or V_{OUT}, whichever is greater. All regulator current is supplied exclusively from V_{CC}. At high load currents a small increase occurs due to current limit protection circuitry.

Interface Signals

 V_{cc} is the power source for the internal regulator and is monitored continuously by an internal controller circuit.

Whenever V_{CC} exceeds V_{CCSEL} (4.35V TYP), the internal regulator (250mA MAX) will be enabled and deliver a fixed 3.3V at V_{OUT}. When V_{CC} falls below V_{CCDES} (4.10V TYP) the regulator will be disabled.

Internal loading on this pin is typically 1.0mA when the regulator is enabled, which reduces to 0.15mA whenever the regulator is disabled. If $V_{\rm CC}$ falls below the voltage on the $V_{\rm OUT}$ pin the $V_{\rm CC}$ loading will further reduce to only a few microamperes.

During a V_{cc} power up sequence, there will be an effective step increase in V_{cc} line current when the regulator is enabled. The amplitude of this step increase will depend on the DC load current and any necessary current required for charging/discharging the load capacitance. This line current transient will cause a voltage disturbance at the V_{cc} pin. The magnitude of the disturbance will be directly proportional to the effective power supply source impedance being delivered to the V_{cc} input.

To prevent chatter during Select and Deselect transitions, a built-in hysteresis voltage of 250mV has been incorporated. It is recommended that the power supply connected to the V_{cc} input should have a source resistance of less than 0.25Ω to minimize the event of chatter during the enabling/disabling of the regulator.

An input filter capacitor in close proximity to the V_{cc} pin will reduce the effective source impedance and help minimize any disturbances. If the V_{cc} pin is within a few inches of the main input filter, a capacitor may not be

necessary. Otherwise an input filter capacitor in the range of 1μ F to 10μ F will ensure adequate filtering.

GND is the negative reference for all voltages. The current that flows in the ground connection is very low (TYP 1.0mA) and has minimal variation over all load conditions.

 V_{out} is the regulator output voltage connection used to power the load. An output capacitor of ten microfarads is used to provide the necessary phase compensation, thereby preventing oscillation. The capacitor also helps to minimize the peak output disturbance during power supply changeover.

When V_{cc} falls below V_{out} , then V_{out} will be used to provide the necessary quiescent current for the internal reference circuits. This ensures excellent start-up characteristics for the regulator.

DRIVE is an active LOW logic output intended to be used as the control signal for driving an external PFET whenever the regulator is disabled. This will allow the voltage at V_{OUT} to be powered from an auxiliary supply voltage (3.3V).

The Drive pin is pulled HIGH to V_{cc} whenever the regulator is enabled. This ensures that the auxiliary remains isolated during normal regulator operation.

Output Current sinking and sourcing ability of this logic signal is equivalent to 400Ω .

NC pins are electrically isolated from the internal circuitry. These pins can be connected to any external voltage level without impacting the device functionality.

PIN FUNCTIONS		
Symbol	Description	
V _{CC}	Positive supply input for regulator. When V_{CC} falls below 4.1V the regulator is disabled.	
GND	Negative reference for all voltages	
V _{OUT}	Regulator voltage ouput (3.3V) regulator when V_{CC} is present. When V_{CC} is not present, the voltage on V_{OUT} is used to bias the internal references.	
DRIVE	CMOS Logic Output intended to control external PMOS switch for selecting an auxiliary voltage supply when V_{CC} is not present.	
NC	Unconnected pins which are electrically isolated from internal circuitry	


Typical DC Characteristics

Unless stated otherwise, all DC characteristics were measured at room temperature with a nominal V_{cc} supply voltage of 5.0V and an output capacitance of 4.7µF. The external PMOS switch was present and resistive load conditions were used.

With normal production devices, the V_{DESELECT} voltage prevents the regulator from operating in dropout mode. For the purposes of obtaining full dropout characteristics, the evaluation test device had access to the V_{DESELECT} voltage. By forcing this voltage artificially low, full dropout characteristics were obtained.


Dropout Characteristics of the regulator are shown in Figure 1. Output regulation under full load conditions is maintained down the line at voltages of 3.6V.

In normal operation, the regulator is deselected at 4.1V, which ensures a regulation output droop of less than 20mV is maintained.





Load Regulation performance is shown from zero to maximum rated load in Figure 2. A change in load from 10% to 100% of rated, results in an output voltage change of less than 35mV. This translates into an effective output impedance of approximately 0.15Ω .



Ground Current is shown across the entire range of load conditions. The ground current has minimal variation across the range of load conditions and shows only a slight increase at maximum load. This slight increase at rated load is due to the current limit protection circuitry becoming active. See Figure 3.




Figure 3. Ground Current

 V_{cc} **Supply Current** of the device is shown across the entire V_{cc} range for both V_{AUX} present (3.3V) and absent (0V). See Figure 4.

In the absence of V_{AUX} , the supply current remains fixed at approximately 0.15mA until V_{CC} reaches the Select voltage threshold of 4.35V. At this point the regulator is enabled and a supply current of 1.0mA is conducted.

When V_{AUX} is present, the V_{CC} supply current is less than 10µA until V_{CC} exceeds V_{AUX} , at which point V_{CC} then powers the controller (0.15mA). When V_{CC} reaches V_{SELECT} , the regulator is enabled.




Figure 4. V_{cc} Supply Current (No Load).

CALIFORNIA MICRO DEVICES

Typical Transient Characteristics

The transient characterization test setup shown below includes the effective source impedance of the V_{cc} supply (R_s). This was measured to be approximately 0.2 Ω . It is recommended that this effective source impedance be no greater than 0.25 Ω to ensure that precise switching is maintained during V_{cc} selection and deselection.

Both the rise and fall times during V_{cc} power-up/down sequencing were controlled at a 20ms duration. This is considered to represent worst case conditions for most application circuits.

A maximum rated load current of 250mA was used during characterization, unless specified otherwise.

During a selection or deselection transition, the DC load current is switching from V_{AUX} to V_{CC} and vice versa. In addition to the normal load current, there may also be an in-rush current for charging/discharging the load capacitor. The total current pulse being applied to either V_{AUX} or V_{CC} is equal to the sum of the DS load and the corresponding in-rush current. Transient currents in excess of 0.5A can readily occur for brief intervals when either supply commences to power the load.

The oscilloscope traces of V_{cc} power-up/down show the full bandwidth response at the V_{cc} and V_{out} pins under full load (250mA) conditions.

See Application Note AP211 for more information.

 V_{cc} **Power-up Cold Start.** Figure 5 shows the output response during an initial V_{cc} power-up with V_{AUX} not present. When V_{cc} reaches the select threshold, the regulator turns on. The uncharged output capacitor causes maximum in-rush current to flow, resulting in a large voltage disturbance at the V_{cc} pin of about 200mV. The built-in hysteresis of 250mV ensures the regulator remains enabled throughout the transient.

Prior to V_{cc} reaching an acceptable logic supply level (2V), a disturbance on the Drive pin can be observed.





Figure 5. V_{cc} Power-up Cold Start



Transient Characteristics Test Setup

Typical Transient Characteristics (continued)

 V_{OUT} offset = 3.3V, V_{CC} offset = 4.3V

 V_{cc} **Power-up** (V_{AUX} = **3.3V**). Figure 6 shows the output response as V_{CC} approaches the select threshold during a power-up when V_{AUX} is present (3.3V). The output capacitor is already fully charged. When V_{cC} reaches the select threshold, the in-rush current is minimal and the V_{cC} disturbance is only 130mV. The built-in hysteresis of 250mV ensures the regulator remains enabled throughout the transient.

 Tek SIDE 2.50MS/s
 1 Acqs

 3
 Drive

 3
 Drive


 Vcc
 250mA Load

 Vout
 250mA Load

 Ch1 100mV R, Ch2 100mV M 20µs Ch3 J
 3.2V

 Figure 6. V_{cc} Power-up (V_{Aux} = 3.3V)

 V_{cc} **Power-up (V_{Aux} = 3.0V).** Figure 7 shows the output response as V_{cc} approaches the select threshold during power-up. The auxiliary voltage input is set to the low




level of 3.0V. When V_{cc} reaches the select threshold, a modest level of in-rush current is required to further charge the output capacitor resulting in V_{cc} disturbance of 150mV. The built-in hysteresis of 250mV ensures the regulator remains enabled throughout the transient.

The output shows a smooth transition as it ramps from the $V_{_{\rm AUX}}$ voltage up to the regulator output.

 V_{OUT} offset = 3.3V, V_{CC} offset = 4.3V

 V_{cc} **Power-down (V_{AUX} = 3.3V).** Figure 8 shows the output response as V_{cc} approaches the deselect voltage during a power-down transition with V_{AUX} set to 3.3V. When V_{cc} reaches V_{CCDES} (4.1V), a disturbance of 70mV is observed due to the step change reduction in V_{cc} line current. The built-in hysteresis of 250mV ensures the regulator remains disabled throughout the transient.

$$V_{OUT}$$
 offset = 3.3V, V_{CC} offset = 4.3V




The output voltage experiences a disturbance of approximately 100mV during the transient. Some of this disturbance is attributed to the response at V_{AUX} input pin.

 V_{cc} **Power-down (V_{AUX} = 0V).** Figure 9 shows the output response of the regulator during a complete power-down situation under full load conditions.

Regulation on the output is fully maintained until $\rm V_{cc}$ falls below the deselect voltage.

When $\rm V_{cc}$ eventually collapses below an acceptable logic supply level (2V), a disturbance on the Drive pin can be observed.

$$V_{cc}$$
 offset = 5.0V




Typical Transient Characteristics (continued)

Load Step Response. Figure 10 shows the output response of the regulator during a step load change from 5mA to 250mA.

During the application and removal of the step load minimal overshoot is observed and transient has settled within $10\mu s$.

The DC voltage change on the output is approximately 40mV, which demonstrates the regulator output impedance of 0.15Ω .

 V_{OUT} offset = 3.3V





Line Step Response. Figure 11 shows the regulator output response to a step transient (1Vpp) on the V_{cc} input. The load condition applied is 5mA.

A disturbance of less than 30mV is observed on the output during the transient.

V_{OUT} offset = 3.3V




Figure 11. Line Step Response.

Thermal dissipation of junction heat consists primarily of two paths in series. The first path is the junction to the case (θ_{JC}) thermal resistance, which is defined by the package style, and the second path is the case to ambient (θ_{CA}) thermal resistance, which is dependent on board layout and construction.

For a given package style and board layout, the operating junction temperature is a function of junction power dissipation P_{JUNC} and the ambient temperature, resulting in the following thermal equation:

 $\mathsf{T}_{\mathsf{JUNC}} = \mathsf{T}_{\mathsf{AMB}} + \mathsf{P}_{\mathsf{JUNC}} \left(\theta_{\mathsf{JC}} \right) + \mathsf{P}_{\mathsf{JUNC}} \left(\theta_{\mathsf{CA}} \right)$

The 8-pin SOIC Narrow style package has θ_{JC} of 60°C/W. When mounted on a printed circuit board with a heatspreading ability equivalent to 2 square inches of copper, the resulting θ_{CA} is approximately 40°C/W.

Based on maximum power dissipation of 0.5W (2V x 250mA) with an ambient of 70°C, the resulting junction temperature will be:

$$T_{JUNC} = T_{AMB} + P_{JUNC} (\theta_{JC}) + P_{JUNC} (\theta_{CA})$$

= 70°C + 0.5W (60°C/W) + 0.5W (40°C/W)
= 70°C + 30°C + 20°C
= 120°C

Typical Transient Characteristics (continued)

The CMPWR120 can therefore be operated at full rated load conditions when provided with a case to ambient thermal resistance of 40°C/W. Most multilayer boards using power plane construction will readily provide this acceptable thermal environment.

Measurements showing performance up to maximum junction temperature of 125°C were performed under light load conditions (5mA). This allows the ambient temperature to be representative of the internal junction temperature.

Output Voltage vs. Temperature. Figure 12 shows the regulator V_{OUT} performance up to the maximum rated junction temperature. The overall 100°C variation in junction temperature causes an output voltage change of about 30mV, reflecting a voltage temperature coefficient of 90ppm/°C.




Figure 12. Output Voltage vs. Temperature.

Thresholds vs. Temperature. Figure 13 shows the regulator select/deselect threshold variation up to the maximum rated junction temperature. The overall 100°C change in junction temperature causes a 30mV variation in the select threshold voltage (regulator enable). The deselect threshold level varies about 50mV over the 100°C change in junction temperature. This results in the built-in hysteresis having minimal variation over the entire operating junction temperature range.




Figure 13. Threshold vs. Temperature.

STANDARD PART ORDERING INFORMATION				
Package	9	Ordering Part Number		
Pins	Style	Tubes	Tape & Reel	Part Marking
8	SOIC Narrow	CMPWR120S/T	CMPWR120S/R	CMPWR120S

8