



# MIL-STD-1553A "SMART®"

## FEATURES

Support of MIL-STD-1553A

 Operates as a: Remote Terminal Responding Bus Controller Initiating

- Performs Parallel to Serial Conversion when Transmitting
- □ Performs Serial to Parallel Conversion when Receiving
- Compatible with HD-15531 Manchester Encoder/ Decoder
- □ All Inputs and Outputs are TTL Compatible
- □ Single +5 Volt Supply
- COPLAMOS® N Channel MOS Technology
- □ Available in PC Board Form from Grumman Aerospace Corporation

PIN CONFIGURATION



#### **GENERAL DESCRIPTION**

The COM 1553A SMART® (Synchronous Mode Avionics Receiver/Transmitter) is a special purpose COPLAMOS N-Channel MOS/LSI device designed to provide the interface between a parallel 8-bit bus and a MIL-STD-1553A serial bit stream.

The COM 1553A is a double buffered serial/parallel and parallel/serial converter providing all of the "hand shaking" required between a Manchester decoder/ encoder and a microprocessor as well as the protocol handling for both a MIL-STD-1553 bus controller and remote terminal.

The COM 1553A performs the following functions in response to a 16 bit Command Word. It provides address detection for the first five bits of the serial data input. If all 1's appear in the address field, a broadcast signal is generated. The sixth bit is decoded as mode: transmit or receive. The next five bits are decoded for zero message flag and special flags in the subaddress/mode field. The last five bits (word-count field) are decoded determining the number of words to be received or transmitted.

When receiving data sync the COM 1553A performs a serial to parallel conversion, buffers the 16 bit message

word, and formats it into two parallel (8 bit) bytes for presentation to the I/O bus under processor or hard wired logic control.

In the transmit mode the COM 1553A takes two parallel 8 bit data words from the I/O bus and serially transmits the resultant 16 bit word to the Manchester encoder. This is done under the control of Send Data. To facilitate data transfer the COM 1553A provides all necessary buffering and storage for transmitted and received data. It also provides all necessary hand shaking, control flags and interrupts to a processor or hard wired logic terminal. See block diagram 1.

The COM 1553A can be set up as either a remote terminal or a bus controller interface.

The COM 1553A is compatible with Harris' HD-15531 CMOS Manchester Encoder-Decoder chip and interfaces directly with it. A 3 device kit consisting of: SMC's COM 1553A, Harris' HD-15531 and Circuit Technology's CT1231 forms a complete system interface for the message structure of MIL-STD-1553A. See block diagram 2.

Note: All terminology utilized in this data sheet is consistent with MIL-STD-1553.



## **DESCRIPTION OF PIN FUNCTIONS**

PIN NO.	NAME	SYMBOL	FUNCTION
1	"Ø" MESSAGE FLAG	ØMF	The ZERO MESSAGE FLAG output is set when the 7th through 11th bits of the NRZ serial input data in a command envelope (see figure 1) are zero. ØMF is an open drain output.
2	"Ø" WORD FLAG	ØWF	The ZERO WORD FLAG output is set when the 12th through 16th bits of the NRZ serial input data in a command envelope (see figure 1) are zero. ØWF is an open drain output.
3	INVALID WORD FLAG	IVWF	The INVALID WORD FLAG output is set when the word just received has an invalid parity bit or invalid format. IVWF is an open drain output.
4	DATA AVAILABLE	DTA AVL	DATA AVAILABLE is set when a word received is ready to be read. When the COM 1553A is the bus controller, DTA AVL occurs on command, status or data words. When the COM 1553A is a remote terminal, DTA AVL is set only on data words. DTA AVL is an open drain output.
5	RECEIVE INTERRUPT	RCV INT	RECEIVE INTERRUPT is set to zero when the 6th bit following a command sync is a zero and the first5 bits match AD1-AD5. RCV INT is reset to one by IA or POR, or if the line is not active for 32 receive clocks.
6	TRANSMIT INTERRUPT	TX INT	TRANSMIT INTERRUPT is set to zero when the 6th bit following a command sync is a one, and the first 5 bits match AD1-AD5. TXINT is reset to one by IA or POR.
7	COMMAND SYNC	CMD SYN	COMMAND SYNC is an input from the Manchester decoder and must be high for 16 receive clocks enveloping the receive NRZ data of a command word.
8	DATA SYNC	DTA SYN	DATA SYNC is an input from the Manchester decoder and must be high for 16 receive clocks enveloping the receive NRZ data of a data word.
9	RECEIVER NRZ	RCV NRZ	Receiver serial input from Manchester decoder. Data must be stable during the rising edge of the receive clock.
10	<u>STATUS WORD</u> ENABLE	SWE	SWE is the output enable for the following open drain outputs:       ØMF       ØWF       IVWF       DTA AVL       DTA RQ       MSG CPLT
11	POWER ON RESET	POR	POWER ON RESET. Active low for reset.
12	INTERRUPT ACKNOWLEDGE	ĪĀ	IA resets TX INT, REC INT, ØMF, ØWF and BRD CST. IA may occur between the trailing edges of receive clocks 6 and 10, or between the leading edge of receive clock 12 and the falling edge of receive clock 15, or after the falling edge of clock 17.
13	RECEIVE CLOCK	RCV CLK	The RECEIVE CLOCK is synchronous with the Receiver NRZ input during the command sync or data sync envelopes.
14	VALID WORD	vw	This input is driven by the VALID WORD output of the Manchester Decoder. VW should occur immediately after the rise of the first RCV CLK following the fall DATA SYNC or COMMAND SYNC.

### **DESCRIPTION OF PIN FUNCTIONS**

PIN NO.	NAME	SYMBOL	FUNCTION
15	SEND DATA	SD	SEND DATA is a "handshake" signal received from the Manchester encoder indicating that the encoder is ready for the COM 1553A to transmit data. SD will bracket 16 transmit data clocks. The contents of the transmitter buffer will be transferred into the transmit register when SD is low.
16	DATA REQUEST	DTA ROST	DATA REQUEST is an open drain output which is set high when the transmitter holding register is ready to accept more data.
17	MESSAGE COMPLETE	MSG CMPLT	In the receive mode the MESSAGE COMPLETE output is set low when the appropriate number of data words have been received. In the transmit mode, MSG CMPLT indicates that the appropriate number of command, status or data words have been transmitted. When the COM 1553A is a bus controller, MSG CMPLT will be asserted low when 33 command status or data words have been transmitted. MSG CMPLT is an open drain output.
18	TRANSMIT ENABLE	TXENA	A TRANSMIT ENABLE signal will be sent to the Manchester Encoder to initiate transmission of a word. TXENA is generated under the following conditions: 1) COM 1553A is a bus controller: A TXMODE pulse will set TXENA. A second TXMODE pulse will reset TXENA. 2) COM 1553A is a remote terminal. A Transmit Command from the Controller will cause a TRANSMIT INTERRUPT (see pin 6). When this is acknowledged by a TXMODE pulse from the system, TXENA will be set. TXENA will then be reset by either A) Send Data Command associated with the last data word. B) a second TXMODE pulse. 3) COM 1553A is a remote terminal. The falling edge of a DATA SYNC associated with the last data word of a message while in the receive mode. TXENA will be reset during the next SEND DATA envelope.
19	TRANSMIT CLOCK	TXCLK	Transmitter shift clock.
20	TRANSMIT NRZ	XMIT NRZ	Serial data output to the Manchester Encoder.
21	BUS CONTROLLER	BC	$\overline{BC}$ determines whether the COM 1553A is acting as bus controller ( $\overline{BC} = 0$ ) or as a remote terminal ( $\overline{BC} = 1$ ).
22	TRANSMIT MODE	TXMODE	TXMODE is a system input controlling transmission. See TXENA (pin 18).
23	TAKE DATA ENABLE	TDE	TDE is an input from the system initiating transmission. Two TDE pulses are required for each 16 bit data word, one for each 8 data bits placed on DØ-D7.
24-31	DATA BUS	DØ-D7	Bidirectional 8 bit Data Bus to the system. DØ is the LSB. DØ-D7 present open drain outputs.
32	READ DATA ENABLE	RDE	RDE is an input from the system instructing the COM 1553A to place the received data onto D0-D7. Two RDE pulses are required per 16 bit data word, one for each 8 bits.
33-37	ADDRESS	AD5-AD1	AD1-AD5 provide addressing to the COM 1553A. Each input has a pull-up resister allowing simple switching to ground to select the user address.
38	POWER SUPPLY	VCC	+5 Volt supply.
39	BROADCAST	BDCST	BDCST is set low when a "broadcast" command word (the address bits all set to "one") is being received. BDCST is reset by IA.
40	GROUND	GND	Ground

The COM 1553A is considered in the receive mode when TXENA = 0. The most significant bit of both command and data words is received first.

Message reception is initiated when CMD SYN goes high. The next 16 receive clocks are used to shift serial data into RCV NRZ.

The first 5 bits of a command word designate a remote terminal address. These 5 bits are compared with AD1-5. Should the address bits compare, the sixth bit is examined. If it is a zero, a <u>RECEIVE INTERRUPT</u> is generated. If it is a one, a <u>TRANSMIT INTERRUPT</u> is generated.

Bit fields 7-11 and 12-16 are examined for all zeros. All zeros in bit field 7-11 denotes a "ZERO MESSAGE" and all zeros in bit field 12-16 denotes a "ZERO WORD."

Receipt of a data word is indicated when DTA SYN goes high.

When DTA SYN or CMD SYN goes low, the contents of the 16 bit receive register are loaded into the receive buffer. The buffer is organized into two groups of 8 bits each. The most significant 8 bits (byte 1) will be enabled onto the 8 bit data bus on receipt of the first RDE pulse (RDE1). The second byte will be enabled on receipt of the second RDE pulse (RDE2).

A DATA AVAILABLE is generated for data words only. However, data will be available on DØ-D7 for both command and data words. If 32 clocks are received after the rising edge of CMD SYN or DTA SYN an "Idle Line Reset" condition exists. This implies that a new CMD SYN or DTA SYN has not yet been received within 16 clocks of the fall of the previous sync signal. The "Idle Line Reset" will reset the following signals:

REC INT	"0" MSG FLG
TXINT	"0" WRD FLG
BRD CST	

When the commanded number of data words have been received, a MESSAGE COMPLETE signal is generated.

As the transmitter and receiver registers operate independently, the COM 1553A will receive its own transmission. The following signals are inhibited during transmission:

$\overline{BC} = 0$	$\overline{BC} = 1$
RECINT	
XMT INT BBD CST	REC INT
ØWF	XMT INT
ØMF	ØMG
JAWI WESSAGE ERROR	BRD CST
	JAM MESSAGE ERROR*

\*JAM MESSAGE ERROR is an internal signal. See OPERATION...TRANSMIT MODE.

#### **OPERATION...TRANSMIT MODE**

The COM 1553A is considered in the transmit mode when TXENA = 1. This is caused by a TXMODE pulse (see description of pin functions, pin 18). The TXMODE pulse in turn is a system response to a transmit command from the receiver.

When the Manchester Encoder receives TXENA = 1, it will respond with SEND DATA = 1. The COM 1553A will then send the system a DATA REQUEST.

Data is loaded into the transmitter data buffer from the 8 bit data bus by pulsing TDE. The 8 most significant bits are loaded in by the first TDE pulse (TDE1), the 8 least significant bits by the second TDE pulse (TDE2).

When SEND DATA (pin 15) is low, the transmitter shift register inputs will follow either the transmit buffer output, JAM ADDRESS or JAM MESSAGE ERROR signals. When SEND DATA is high, the shift register parallel inputs are disabled and the shift register contents are shifted out in NRZ form using the 16 negative edges in the send data envelope.

To facilitate transmission of the status word from a remote terminal, the COM 1553A will "jam" the first (most significant) 6 bits of the status word into the transmit register when  $\overline{\rm BC}$  is high. These bits will automatically be sent at the first SEND DATA pulse. In general for MIL-STD-1553A the remaining 10 bits will normally be all zeros and will automatically be sent out as such. If it is desired to send <u>additional</u> status information (for MIL-STD-1553B), a TDE1 pulse will load

the least significant 2 bits of the first 8 bit byte, and a TDE2 will load all 8 bits of the second byte. Note that these TDE pulses must be sent (and data presented) before the first SD = 1 response from the Manchester Encoder.

A JAM ADDRESS occurs when 1) a transmit command is addressed to the COM 1553A 2) A TXMODE pulse is received and 3) a valid word signal is received. Upon a JAM ADDRESS the COM 1553A will load its address into the first 5 bits of the transmit register.

Alternatively, a JAM ADDRESS will also occur at the fall of the last data sync after valid receive command has been detected.

The JAM ADDRESS function will be inhibited if a "0" word and "0" message condition exists in the command word. The JAM ADDRESS will be reset by the leading edge of SEND DATA.

The JAM MESSAGE ERROR function occurs when, in the receive mode, a data word is not followed by a VALID WORD signal. JAM MESSAGE ERROR consists of loading a one in the sixth bit location of the transmit shift register (the message error location).

JAM MESSAGE ERROR is inhibited when the transmit command word contains "0" Message and "0" Word fields.

When the commanded number of data words has been transmitted a MESSAGE COMPLETE signal will be generated.

#### **GENERAL OPERATION NOTES**

1. BUS CONTROLLER. When  $\overline{BC} = 0$ , signifying that the COM 1553A is the bus controller the following is true:

A. DTA AVL is generated on the rising edge of the 17th receive clock following a Command Sync or Data Sync. This allows the bus controller to receive command, status or data words regardless of their address.

B. TXENA is contingent only on TXMODE. A bus controller can therefore transmit whenever it desires.

C. The jam functions are inhibited.

2. INVALID WORD FLAG. When  $\overline{BC} = 0$ , IVWF will be set if the Valid Word input (from the Manchester decorder) does not go high following receipt of all words. This includes words received from the same device's transmitter. (This provides a validity test of the controller transmission).

When  $\overline{BC} = 1$ , IVWF will be set if Valid Word does not go high following receipt of all command and address words addressed to the terminal.

IVWF will be set for the following conditions:

Message type	Word	Terminal is	IVWF generated
Transit Group	Transmit command	receiving	yes
	Status word	transmitting	no
	Data word	transmitting	no
Receive Group	Receive command	receiving	yes
	Data word	receiving	yes
	Status word	transmitting	no
Receive/Transmit	Receive command	receiving	yes
Group (this	Transmit command	receiving	no
terminal addressed	Status word	receiving	no
to receive)	Data word	receiving	yes
	Status word	transmitting	no
Receive/Transmit	Receive command	receiving	no
group (this terminal	Transmit command	receiving	yes
addressed to	Status word	transmitting	no
transmit)	Data word	transmitting	no
	Status word	receiving	no

3. POWER ON RESET. During power-up, POR is a low to high exponential with a minimum low time, after the supply is within specified limits, of 10 microseconds. POR may also occur asynchronously anytime after power has stabilized.

POR initializes the following outputs:

ØMG	REC INT	TDE
ØWF	MSG CMPLT	DTA AVL
BRD CST	IVW	TXENA
XMT INT	RDE	DTA RQ

The following circuit may be used to implement POR.



4. WORD COUNT: Word count is decoded as follows:

D1	D2	D3	D4	D5	Word Count
0	0	0	0	-	1
0	0	0	1	0	2
1	1	1	-1	1	31
0	0	0	0	0	32



#### **MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range	–55° C to	+125°C
Storage Temperature Range	-55°C to	+150° C
Lead Temperature (soldering, 10 sec.)		+325° C
Positive Voltage on any Pin, with respect to ground		+8.0V
Negative Voltage on any Pin, with respect to ground		0.3V

\*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

ELECTRICAL CHARACTERISTICS	$(T_A = -55^\circ C$	to 125°C, Vcc = $+5 \pm 5\%$ ,	unless otherwise noted)
----------------------------	----------------------	--------------------------------	-------------------------

PARAMETER	MIN	ТҮР	MAX	UNIT	COMMENTS
DC CHARACTERISTICS					
Input Voltage Levels Low Level, Vı∟ High Level, Vıн	3.0		0.8	v v	
Output Voltage Levels Low Level VoL High Level Voн Low Level VoL	3.0	4.0	0.4 0.4	V V V	$I_{OL} = -1.6$ mA, except open drain $I_{OH} = 100 \ \mu$ A, except open drain $I_{OL} = -1.6$ mA, open drain output
Output Leakage, ILo		60	10	μA A	$V_{IN} = 0V$
Output Capacitance Input Capacitance Power Dissipation		5 10	10 25 500	pf pf mW	

AC CHARACTERISTICSfr, fn98Clock Duty Cycle44Rise and fall times, IA, TDEtr, tfTXMODE, SWE, RDEtr, tfrise and fall times, all other inputstr, tfreceiver clock-NRZtnnreceiver clock-Sync delaytsnreceiver clock-VW delaytsnvW reset delaytsstransmit clock-TX ENA delaytrxtransmit clock-Send data set-uptrstransmit clock-send data set-uptrstransmit clock fall to NRZtnnTX MODE pulse widthtmxtransmit clock rise to NRZtnrTX MODE pulse widthtmxTX MODE pulse widthtmxtransmit clock rise to NRZtnrTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE to TX ENA delaytmxVALID word to TX ENA delaytmxDATA SET-up timeto1TDE pulse widthto2DTA RQST DelaytosOutput Enable timetosFlag delay timetosOutput disable timetonTDE off delayton1TDE off delayton3SYN to RDEton4Status word DisabletssStatus word DisabletssStatus word DisabletssTDE off delay timetorTDE off delay timetorTDE off delay timetorTDE off delay timetor <tr< th=""><th>30       5         5       0         5       0         5       0         5       5         5       0         5       0         5       5         5       0         5       5         5       0         5       5         50       5         50       5         50       5         50       5         50       5         50       5         50       5         50       5         50       5         50       5</th><th>1000 50</th><th>1020 55 20 50 65 85 100 500 40 140 750 750 750 750 750 750 750</th><th>KHz % ns ns ns ns ns ns ns ns ns ns ns ns ns</th><th>figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B</th></tr<>	30       5         5       0         5       0         5       0         5       5         5       0         5       0         5       5         5       0         5       5         5       0         5       5         50       5         50       5         50       5         50       5         50       5         50       5         50       5         50       5         50       5         50       5	1000 50	1020 55 20 50 65 85 100 500 40 140 750 750 750 750 750 750 750	KHz % ns ns ns ns ns ns ns ns ns ns ns ns ns	figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
Clock Frequencyfr, fa98Clock Duty Cycle44Rise and fall times, IA, TDEtr, tfTX MODE, SWE, RDEtr, tfrise and fall times, all other inputstr, tfreceiver clock-NRZtsnreceiver clock-VW delaytsvvW reset delaytvstransmit clock-TX ENA delaytrxtransmit clock-send data set-uptrstransmit clock fall to NRZtrntransmit clock fall to NRZtnvtransmit clock fall to	30     5       5     6       5     7	1000 50	1020 55 20 50 65 85 100 500 40 140 750 750 750 750 750 750 750	KHz % ns ns ns ns ns ns ns ns ns ns ns ns ns	figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
Clock Duty CycleH, IIIClockRise and fall times, IA, TDETX MODE, SWE, RDEtr, tfrise and fall times, all other inputstr, tfreceiver clock-NRZtnnreceiver clock-Sync delaytsnreceiver clock-VW delaytrvVW reset delaytvstransmit clock-TX ENA delaytrxtransmit clock-send data set-uptrstransmit clock-send data set-uptrstransmit clock fall to NRZtnntransmit clock rise to NRZtnnTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE to TX ENA delaytxxTX ENA reset delaytoxTX ENA reset delaytoxTX ENA reset delaytoxTX ENA reset delaytoxDATA SET-up timeto1TDE pulse widthto2TDE pulse widthto3TDE pulse widthto4TDE pulse widthto5TDE pulse widthto5TDE pulse widthto5TOTE pulse widthto7TSto5Output Enable timeto6TDE Pulse widthto7TDEto3TDE fulse widthto7TDEto14SEND DATA delayto12TDE1 delayto13SYN to RDEto14Status word Disablets6Flag delay timeto7TDEto3ableTDE delay timeto7TDEto3able </td <td>5 5 0 0 5 5 0 0 0 5 5 0 0 0 5 5 0 0 0 5 5 0 0 0 5 5 5 0 0 0 0 5 5 5 0 0 0 0 5 5 5 0 0 0 5 5 5 0 0 0 5 5 5 0 0 0 5 5 5 0 0 0 0 5 5 5 0 0 0 0 5 5 5 0</br></td> <td>50</td> <td>55 20 50 65 85 100 500 40 140 750 750 750 750 750 750 750 750</td> <td>ns ns ns ns ns ns ns ns ns ns ns ns ns n</td> <td>figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B</td>	5 5 0 	50	55 20 50 65 85 100 500 40 140 750 750 750 750 750 750 750 750	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
Rise and fall times, IA, TDE TX MODE, SWE, RDEtr, tfrise and fall times, all other inputstr, tfreceiver clock-NRZtnnreceiver clock-Sync delaytsnreceiver clock-VW delaytsnvW reset delaytvstransmit clock-TX ENA delaytrxtransmit clock-send data set-uptrstransmit clock-send data set-uptrstransmit clock-send data set-uptrstransmit clock fall to NRZtnntransmit clock rise to NRZtnrTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE to TX ENA delaytxxDATA SET-up timeto1TDE pulse widthto2TDE pulse widthto2TX MODE to TX ENA delaytoxTX ANODE to TX ENA delaytoxTX ENA réset delaytoxTA RQST DelaytosOutput Enable timetoaFlag delay timeto1TDE fulse widthto7TDE off delayto12TDE off delayto13SYN to RDEto14Status word EnabletssStatus word DisabletssFlag delay timeto14TDE off delayto14TDEto34TDE off delayto14TDEto34TDE off delayto13TDEto34TDEto34TDEto34TDE off delayto13TDEto34TDEto34TDE	5 0 0 5 5 5 0 0 0 5 5 0 0 0 0 5 0 0 0 5 0 0 0 5 5 0 0 0 0 5 5 5 0 0 0 0 5 5 5 0 0 0 0 5 5 5 5 0		20 50 65 85 100 500 40 140 750 750 750 750 750 750 750 750	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
TX MODE, SWE, RDEtr, trrise and fall times, all other inputstr, trreceiver clock-NRZtnnreceiver clock-Sync delaytsnreceiver clock-VW delaytwVW reset delaytvstransmit clock-TX ENA delaytxxTX ENA pulse widthtxwtransmit clock-send data set-uptrstransmit clock fall to NRZtnrtransmit clock fall to NRZtnrTX MODE pulse widthtmwTX MODE to TX ENA delaytmxVALID word to TX ENA delaytoxTX ENA réset delaytsxDATA SET-up timeto1TDE pulse widthto2TDE pulse widthto3TOCto4SOutput Enable timeto5To2 cle timeto5Flag delay timeto1TDE off delayto1TDE off delayto1TDE off delayto1Status word EnabletspFlag delay timeto1TDE foldelayto13Status word DisabletspFlag delay timetcrVW delay timetcrFlag delay timetcrTDE AVL delay timetcrTDE AVL delay timetcr	5 0 0 5 5 5 0 0 0 0 0 0 0 0 0 0 5 0 0 0 5 0 0 0 5 5 0 0 0 0 5 5 5 0 0 0 0 5 5 5 0 0 0 0 5 5 5 5 0 0 0 0 0 0 0 5 5 5 5 0		20 50 65 85 100 500 40 140 750 750 750 750 750 750 750 750	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
rise and fall times, all other inputs tr, tr receiver clock-NRZ taw receiver clock-sync delay tsw receiver clock-VW delay tws transmit clock-TX ENA delay trx 29 TX ENA pulse width txw 60 transmit clock-send data set-up trs transmit clock-send data set-up trs transmit clock fall to NRZ trw 99 TX MODE pulse width tww 15 TX MODE to TX ENA delay twx Data sync to TX ENA delay twx Data sync to TX ENA delay twx DATA SET-up time tot 100 Cycle time tot 125 DATA RQST Delay tos 45 Output Enable time tos 100 SEND DATA delay tos 45 Output disable time tos 45 Flag delay time tos 45 SYN to RDE to SYN to 15 Status word Enable tsp Flag delay time tcr VW delay time tcr	5 0 0 5 5 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0		50 65 85 100 500 40 140 750 750 750 750 750 750 750	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 5A figure 5B figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
other inputstr, trreceiver clock-NRZtnnreceiver clock-sync delaytsnreceiver clock-VW delaytnvVW reset delaytvstransmit clock-TX ENA delaytrxTX ENA pulse widthtxwtransmit clock-send data set-uptrstransmit clock-send data set-uptrstransmit clock fall to NRZtnrtransmit clock fall to NRZtnrtransmit clock rise to NRZtnrTX MODE pulse widthtmwTX MODE to TX ENA delaytxxData sync to TX ENA delaytxxData sync to TX ENA delaytxxDATA SET-up timeto1TDE pulse widthto2TS MODE to TX ENA delaytoxTX ENA réset delaytoxTX ENA réset delaytoxDATA SET-up timeto1TDE pulse widthto5TOTE pulse widthto5Tota Hold timeto5Output Enable timeto6RDE Pulse widthto7TDE folayto1SEND DATA delayto1TDE off delayto1TDE off delayto13SOSYN to RDEStatus word Enablets6Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7TDA AVL delay timetc7	5 0 5 5 5 6 0 0 0 5 0 0 0 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 0 0 0 5 5 5 0 0 0 5 5 5 0 0 0 5 5 5 5 0 0 0 5 5 5 5 0 0 0 0 5 5 5 5 0 0 0 0 5 5 5 5 5 0		50 65 85 100 500 40 140 750 750 750 750 750 750 750	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
receiver clock-NRZtnnreceiver clock-sync delaytsnreceiver clock-VW delaytnvVW reset delaytvstransmit clock-TX ENA delaytrxTX ENA pulse widthtxwtransmit clock-send data set-uptrstransmit clock-send data set-uptrstransmit clock fall to NRZtnvtransmit clock rise to NRZtnvTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE to TX ENA delaytxxData sync to TX ENA delaytxxDATA SET-up timeto1TDE pulse widthto2TDE pulse widthto3TOCto5Output Enable timeto6RDE Pulse widthto7TDE for SEND DATA delayto5To Cycle timeto6DTA RQST Delayto5Output disable timeto1SEND DATA delayto1TDE off delayto1TDE off delayto1SYN to RDEto14SON to RDEto14Status word Enablets5Status word Disablets5Flag delay timetc7VW delay timetc1TDTA AVL delay timetc1	5 0 5 5 60 00 60 60 60 60 60 60 60 60 60 60 60		65 85 100 500 40 140 750 750 750 750 750 750 750	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3B figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 5A figure 5B figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
receiver clock-sync delaytsnreceiver clock-VW delaytnvVW reset delaytvstransmit clock-TX ENA delaytrxTX ENA pulse widthtxwtransmit clock-send data set-uptrstransmit clock-send data set-uptrstransmit clock fall to NRZtnvtransmit clock fall to NRZtnvtransmit clock rise to NRZtnvTX MODE pulse widthtmxTX MODE pulse widthtmxTX MODE to TX ENA delaytwxData sync to TX ENA delaytwxDATA SET-up timeto1TDE pulse widthto2TDE pulse widthto3TOCto5Output Enable timeto5Tag delay timeto5TDE off delayto1TDE off delayto1SYN to RDEto2Status word Enablets5Status word Disablets5Flag delay timeto1TDE off delayto1Status word Enablets5Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7TDE AVL delay timetc7	5 0 5 5 60 00 60 60 60 60 60 60 60 60 60 60 60		85 100 500 40 140 750 750 750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3B figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 4B figure 5A figure 5A figure 5B figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
receiver clock-VW delaytavVW reset delaytvsVW reset delaytvstransmit clock-TX ENA delaytrxTX ENA pulse widthtxwtransmit clock-send data set-uptrstransmit clock-send data hold timetsrtransmit clock fall to NRZtrntransmit clock rise to NRZtnrTX MODE pulse widthtmwTX MODE pulse widthtmwTX MODE to TX ENA delaytwxVALID word to TX ENA delaytwxData sync to TX ENA delaytbxTTE pulse widthtozTDE pulse widthtozToztosTOT RQST DelaytosOutput Enable timetosFlag delay timetosSEND DATA delaytosSYN to RDEtosSYN to RDEtosStatus word EnabletssStatus word DisabletssFlag delay timetcrVW delay timetcrVW delay timetcrTA AVL delay timetcr	5 0 5 5 5 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0		100 500 40 140 750 750 750 750 750 750 750 750	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3B figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 5A figure 5B figure 5B figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
VW reset delay transmit clock-TX ENA delay TX ENA pulse widthtwsTX ENA pulse widthtxwtransmit clock-send data set-up transmit clock fall to NRZtrxtransmit clock fall to NRZtrwtransmit clock rise to NRZtwrTX MODE pulse widthtwwTX MODE pulse widthtwwTX MODE to TX ENA delaytwxVALID word to TX ENA delaytwxData sync to TX ENA delaytwxDATA SET-up timeto1TDE pulse widthto2TDE pulse widthto2TX ENA réset delayto3DATA SET-up timeto4TDE pulse widthto5DATA RQST Delayto5Output Enable timeto6RDE Pulse widthto7TDE follayto5Output disable timeto6TDE off delayto1TDE off delayto13SYN to RDEto14Status word Enablets6Flag delay timeto14Status word Enablets6Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7TDA AVL delay timetc7	5 0 5 5 5 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0		500 40 140 750 750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 3C figure 4A figure 4A figure 4B figure 4B figure 4B figure 4B figure 5A figure 5A figure 5B figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
transmit clock-TX ENA delaytrx24TX ENA pulse widthtxw60transmit clock-send data set-uptrstransmit clock fall to NRZtrw00transmit clock fall to NRZtw00transmit clock rise to NRZtw00TX MODE pulse widthtww15TX MODE pulse widthtww15TX MODE to TX ENA delaytwx00VALID word to TX ENA delaytwx00Data sync to TX ENA delaytwx00TX ENA réset delaytsx00DATA SET-up timeto1100TDE pulse widthto215Data Hold timeto3100Cycle timeto445DTA RQST Delayto5100RDE Pulse widthto715receive cycle timeto6100SEND DATA delayto13500SYN to RDEto1450SYN to RDEto1450Status word Enablets5Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7TDTA AVL delay timetc7	5 0 0 5 5 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0		40 140 750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 4A figure 4A figure 4B figure 4C figure 4B figure 5A figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
TX ENA pulse widthtxw60transmit clock-send data set-uptrstrstransmit clock fall to NRZtrn0transmit clock rise to NRZtrn0TX MODE pulse widthtww15TX MODE to TX ENA delaytwx15VALID word to TX ENA delaytwx10Data sync to TX ENA delaytsx10DATA SET-up timeto110TDE pulse widthto215Data Hold timeto310Cycle timeto445DTA RQST Delayto545Output Enable timeto610RDE Pulse widthto715receive cycle timeto610RDE Pulse widthto715receive cycle timeto610RDE Pulse widthto715Status word Enableto110SYN to RDEto1450SYN to RDEto1350Status word Enablets6Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc1	00       0         00       5         55       550         000       55         000       50         000       50         000       50         000       50         000       50         000       50         000       50         000       50         000       50         000       50		40 140 750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 4A figure 4B figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
transmit clock-send data set-uptrstransmit clock-send data hold timetsrtransmit clock fall to NRZtrnTX MODE pulse widthtwrTX MODE pulse widthtwwTX MODE to TX ENA delaytwxVALID word to TX ENA delaytvxData sync to TX ENA delaytoxTX ENA reset delaytsxDATA SET-up timeto1TDE pulse widthto2TDE pulse widthto2TDE pulse widthto2TDE pulse widthto2TDE pulse widthto3TDE pulse widthto4TDE pulse widthto5DATA SET-up timeto4TDE pulse widthto5DTA RQST Delayto5Output Enable timeto6RDE Pulse widthto7TDE pulse widthto7TOTto5SOutput Enable timeto6TDE felayto10SEND DATA delayto11TDE off delayto13SONto13SYN to RDEto14Status word Enablets6Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc2	0       5         550       50         00       50         500       50         500       50         500       50         500       50         500       50         500       50         500       50         500       50         500       50         500       50         500       50         500       50         500       50		40 140 750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 4B figure 4C figure 4B figure 5A figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
transmit clock-send data hold time transmit clock fall to NRZtrn0transmit clock fall to NRZtrn99TX MODE pulse widthtww15TX MODE to TX ENA delaytwx15VALID word to TX ENA delaytwx10Data sync to TX ENA delaytox10DATA SET-up timeto110TDE pulse widthto215Data Sync to TX ENA delayto510Quiput Enable timeto510Cycle timeto510RDE Pulse widthto715Data Hold timeto510RDE Pulse widthto715Output Enable timeto510RDE Pulse widthto715receive cycle timeto510RDE Pulse widthto715Status word Clayto1350SYN to RDEto1450Status word Enablets5Status word Disablets5Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc2	0)     5       550     50       000     50       500     50       500     50       500     50       500     50       500     50       500     50       500     50       500     50       500     50       500     50		140 750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns ns n	figure 4C figure 4B figure 5A figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
transmit clock fall to NRZtrnCtransmit clock rise to NRZtnr99TX MODE pulse widthtmw15TX MODE to TX ENA delaytmx15TX MODE to TX ENA delaytmx15Data sync to TX ENA delaytox10DATA SET-up timeto110TDE pulse widthto215Data Hold timeto310Cycle timeto445DTA RQST Delaytos45Output Enable timeto510RDE Pulse widthto715Preceive cycle timeto510RDE Pulse widthto715Status word Enableto510Status word Enablets55Status word Disablets5Flag delay timeto755Status word Disablets5Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7DTA AVL delay timetc7	0)       5         55       50         00       60         50       60         50       60         50       60         50       60         50       60         50       60         50       60         50       60         50       60         50       60         50       50		750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns ns	figure 4B figure 4B figure 5A figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
transmit clock rise to NRZtwr99TX MODE pulse widthtww15TX MODE to TX ENA delaytwxVALID word to TX ENA delaytwxData sync to TX ENA delaytoxTX ENA reset delaytsxDATA SET-up timeto1TDE pulse widthto2Data Hold timeto3Output Enable timeto5TREP Pulse widthto7TSto5Data Hold timeto6TOTE pulse widthto7To Cycle timeto6TA RQST Delayto5Output Enable timeto6TDE Pulse widthto7To Send DATA delayto11TDE off delayto12TDE off delayto13SYN to RDEto14Status word Enablets5Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc1	5 5 5 5 5 5 5 5 5 5 5 5 5 5		750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns ns	figure 4B figure 5A figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
TX MODEpulse widthtww15TX MODEto TX ENA delaytwx15TX MODEto TX ENA delaytvx15Data sync to TX ENA delaytox10TX ENA reset delaytsx10DATA SET-up timeto110TDEpulse widthto215Data Hold timeto310Cycle timeto445DTA RQST Delayto545Output Enable timeto610RDE Pulse widthto715Flag delay timeto610SEND DATA delayto112.TDE off delayto121.TDE id elayto1350SYN to RDEto1450Status word Enablets5Flag delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc1	50 50 50 50 50 50 50 50 50 50		750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns ns	figure 5A figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
TX MODE to TX ENA delaytwxVALID word to TX ENA delaytvxData sync to TX ENA delaytoxTX ENA reset delaytoxDATA SET-up timeto1TDE pulse widthto2Data Hold timeto3Cycle timeto4DATA RQST Delayto5Output Enable timeto3Flag delay timeto3Output disable timeto3TDE ff delayto1TDE ff delayto1TDE ff delayto1TDE ff delayto1Status word Enablets5Status word Disablets5Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc1DATA AVL delay timetc1	00 50 50 50 50 50 50 50 50 50 50 50 50 5		750 750 750 750 16000	ns ns ns ns ns ns ns ns ns ns ns	figure 5B figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
VALID word to TX ENA delaytvxData sync to TX ENA delaytoxTX ENA reset delaytoxDATA SET-up timeto1TDE pulse widthto2Data Hold timeto3Cycle timeto4DTA RQST Delayto5Output Enable timeto6RDE Pulse widthto7TSto6RDE Pulse widthto7To7to5Status word timeto6TDA RQST Delayto5Output Enable timeto6TO5to7Status word delayto11TDE off delayto12TDE to SYNto13Status word Enablets6Flag delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc1TA AVL delay timetc0	00 50 50 50 50 50 50 50 50 50 50 50 50 5		750 750 750 16000 17000	ns ns ns ns ns ns ns ns ns ns ns	figure 5B figure 5C figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
Data sync to TX ENA delaytoxTX ENA réset delaytsxDATA SET-up timeto1TDE pulse widthto2Data Hold timeto3Cycle timeto4DTA RQST Delayto5Output Enable timeto6RDE Pulse widthto7Treceive cycle timeto8SEND DATA delayto12TDE delayto13TDE f delayto13TDE off delayto13SYN to RDEto14Status word Enablets5Flag delay timeto5Status word Disablets5Flag delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc1	00 50 50 50 50 50 50 50 50 50 50 50 50 5		750 750 16000 17000	ns ns ns ns ns ns ns ns ns ns	figure 5C figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
TX ENA réset delaytsxDATA SET-up timeto110TDE pulse widthto215Data Hold timeto310Cycle timeto445DTA RQST Delayto545Output Enable timeto610RDE Pulse widthto715receive cycle timeto610SEND DATA delayto1020TDE delayto112.TDE delayto1350SYN to RDEto1450RDE to SYNto155Status word Enablets5Flag delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc1	00     50 <td></td> <td>750 16000 17000</td> <td>ns ns ns ns ns ns ns ns ns</td> <td>figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B</td>		750 16000 17000	ns ns ns ns ns ns ns ns ns	figure 5C figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
DATA SET-up timeto110TDE pulse widthto215Data Hold timeto310Cycle timeto445DTA RQST Delayto545Output Enable timeto610RDE Pulse widthto715receive cycle timeto845Output disable timeto945Output disable timeto1010SEND DATA delayto112.TDE off delayto1350SYN to RDEto1450RDE to SYNto1553Status word Enablets5Flag delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc1	00         50		16000	ns ns ns ns ns ns ns ns	figure 6A figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
TDEpulse widthtoz15Data Hold timetos10Cycle timetos45DTA RQST Delaytos45Output Enable timetos10RDE Pulse widthtor15receive cycle timetos45Flag delay timetos45Output disable timetos45Output disable timetos45SEND DATA delaytos10SEND DATA delaytos10SYN to RDEtos50SYN to RDEtos50Status word EnabletssFlag delay timetcrVW delay timetcrVW delay timetcrDTA AVL delay timetcr	50 50 50 50 50 50 50 50 50 50 50 50 50 5		16000 17000	ns ns ns ns ns ns ns	figure 6A figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
Data Hold timetos10Cycle timeto445DTA RQST Delaytos45Output Enable timeto610RDE Pulse widthto715receive cycle timeto645Flag delay timeto945Output disable timeto1010SEND DATA delayto112.TDE off delayto1350SYN to RDEtb1450Status word Enablets5Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc1DTA AVL delay timetc0	00   100     50   100     50   100     50   100     50   100     50   100     50   100     50   100     50   100     50   100     50   100		16000 17000	ns ns ns ns ns ns	figure 6A figure 6A figure 6A figure 6B figure 6B figure 6B
Cycle timeto445DTA RQST Delaytos45Output Enable timeto610RDE Pulse widthto715receive cycle timeto845Flag delay timeto945Output disable timeto1010SEND DATA delayto121.TDE off delayto1350SYN to RDEtb1450Status word Enablets5Flag delay timetc7VW delay timetc7VW delay timetc7VW delay timetc7DTA AVL delay timetc0	50 50 50 50 50 50 50 50 50 50 50		16000 17000	ns ns ns ns ns	figure 6A figure 6A figure 6B figure 6B figure 6B
DTA RQST Delaytos45Output Enable timetos10RDE Pulse widthtor15receive cycle timetos45Flag delay timetos45Output disable timeto1010SEND DATA delayto121.TDE off delayto1350SYN to RDEto1450Status word EnabletssFlag delay timetcrVW delay timetcrVW delay timetcrUVWF delay timetcrDTA AVL delay timetcr	50 50 50 50 50 50 50 50 50		17000	ns ns ns ns	figure 6A figure 6B figure 6B figure 6B
Output Enable timetos10RDE Pulse widthtor15receive cycle timetos45Flag delay timetos45Output disable timeto1010SEND DATA delayto112.TDE off delayto1350SYN to RDEto1450Status word EnabletssFlag delay timetcrVW delay timetcrVW delay timetcrUWF delay timetcrDTA AVL delay timetco	50 50 50 50 50 50 50 50		17000	ns ns ns	figure 6B figure 6B figure 6B
RDEPulse widthtor15receive cycle timetos45Flag delay timetos45Output disable timeto1010SEND DATA delayto112.TDE off delayto121.TDE1 delayto1350SYN to RDEto1450Status word EnabletssFlag delay timetcrVW delay timetcrVW delay timetcrDTA AVL delay timetco	50 50 50 50 50		17000	ns ns	figure 6B figure 6B
receive cycle timetos45Flag delay timetos45Output disable timeton10SEND DATA delayton2.TDE off delayton1.TDE1 delayton50SYN to RDEtons50RDE to SYNtons50Status word EnabletseFlag delay timetcrVW delay timetcvIVWF delay timetcuDTA AVL delay timetco	50 50 00		17000	ns	figure 6B
Flag delay timetos45Output disable timetono10SEND DATA delayton12.TDE off delayton21.TDE1 delayton350SYN to RDEton450RDE to SYNton55Status word EnabletseFlag delay timetcrVW delay timetcrIVWF delay timetcrDTA AVL delay timetco	50				
Output disable timetoro10SEND DATA delaytori2.TDE off delaytoriz1.TDE1 delaytoris50SYN to RDEtoris50RDE to SYNtoris50Status word EnabletseFlag delay timetcrVW delay timetcrIVWF delay timetcrDTA AVL delay timetco	5			ns	figure 6B
SEND DATA delayton2.TDE off delayton21.TDE1 delayton350SYN to RDEton450RDE to SYNton5Status word EnabletseFlag delay timetcrVW delay timetcvIVWF delay timetcnDTA AVL delay timetcp	5			ns	figure 6B
TDE off delayton21.TDE1 delayton350SYN to RDEton450RDE to SYNton5Status word EnabletseStatus word DisabletsoFlag delay timetcrVW delay timetcrIVWF delay timetcrDTA AVL delay timetco	~		3.5	μs	figure 6C
TDE1 delaytons50SYN to RDEtons50RDE to SYNtons50Status word EnabletseStatus word DisabletsoFlag delay timetcrVW delay timetcrIVWF delay timetcrDTA AVL delay timetco	.5			μs	figure 6C
SYN to RDE   tb14   50     RDE to SYN   tb15   50     Status word Enable   tsE   50     Status word Disable   tsD   50     Flag delay time   tcF   50     VW delay time   tcv   10     IVWF delay time   tci   10     DTA AVL delay time   tcp   10	00			ns	figure 6C
RDE to SYNto15Status word EnabletsEStatus word DisabletsDFlag delay timetcFVW delay timetcvIVWF delay timetc1DTA AVL delay timetcD	00			ns	figure 6D
Status word Enable   tse     Status word Disable   tso     Flag delay time   tcr     VW delay time   tcv     IVWF delay time   tcı     DTA AVL delay time   tco			2.5	μs	figure 6D
Status word Disable   tsp     Flag delay time   tcr     VW delay time   tcv     IVWF delay time   tcı     DTA AVL delay time   tcp			100	ns	figure 8A
Flag delay time   tcr     VW delay time   tcv     IVWF delay time   tcı     DTA AVL delay time   tco	[		100	ns	figure 8A
VW delay time   tcv     IVWF delay time   tcı     DTA AVL delay time   tco	- 1		1	μs	figure 8B
IVWF delay time tcı DTA AVL delay time tco			90	ns	figure 8B
DTA AVL delay time tco			450	ns	figure 8B
			500	ns	figure 8B
DTA RQST delay time tsn			450	ns	figure 8C
BRD CST delay time tre			2	μs	figure 8C
BRD CST pulse width tew 1				μs	figure 8D
flag reset delay tıb			750	ns	figure 8D, 8E
Interrupt delay tRI			1.5	μs	figure 8D
IA pulse width tia 15	50			ns	figure 8D
Interrupt pulse width tw 1				μs	figure 8D
Flag reset time tFR			450	ns	figure 8F
DTA AVL reset delay tro			750	ns	figure 8F
IVWF reset delay tav			750	ns	figure 8F
MSG CMPLT turn-on delay tmn			1.5	μs	figure 9A, 9B
MSG CMPLT turn-on delay tmr				•	







SECTION III

#### **TRANSMIT ENABLE (TX ENA) TIMING FIGURE 5**





SECTION III





SECTION III





