

# Multi-Protocol Universal Synchronous Receiver/Transmitter

### FEATURES

- □ Selectable Protocol—Bit or Byte oriented
- Direct TTL Compatibility
- □ Three-state Input/Output BUS
- □ Processor Compatible—8 or 16 bit
- □ High Speed Operation—1.5 M Baud—typical
- □ Fully Double Buffered—Data, Status, and Control Registers
- □ Full or Half Duplex Operation-independent Transmitter and
  - Receiver Clocks
- □ Master Reset—resets all Data, Status, and Control Registers
- □ Maintenance Select—built-in self checking

### **PIN CONFIGURATION**

COM 5025

 $\mu$ PC FAMILY

v∞Γ	$, \cup$	40 MSEL
всрГ	2	39 T TCP
RSI C	3	38 🖸 TSO
SFR C	4	37 TXENA
RXACT	5	36 T TSA
	6	35 🗍 ТВМТ
RSA 🗖	7	34 🗍 TXACT
RXENA	8	33 🗍 MR
GND 🗖	9	32 🗋 Vcc
DBØ8 [	10	31 🗋 овøø
DBØ9 🗋	n	30 🖸 DBø1
D81Ø	12	29 🖸 DBØ2
DB11	13	28 🔲 ОВØЗ
DB12	14	27 🗋 DBØ4
DB13	15	26 🖸 DBØ5
DB14	16	25 🖸 DBØ6
DB15	17	24 🛛 DBØ7
W R C	18	23 DPENA
A2 [	19	22 U BYTE OP
A1 [	20	21 📙 🗚 🖉
PA	CKAGE: 40	-Pin D.I.P.

### BIT ORIENTED PROTOCOLS—SDLC, HDLC, ADCCP

- Automatic bit stuffing and stripping
- □ Automatic frame character detection and generation
- □ Valid message protection—a valid received message is
  - protected from overrun
- Residue Handling—for messages which terminate with a partial data byte, the number of valid data bits is available

#### SELECTABLE OPTIONS:

- Variable Length Data—1 to 8 bit bytes
- Error Checking—CRC (CRC16, CCITT-0, or CCITT-1)
  —None
- □ Primary or Secondary Station Address Mode
- □ All Parties Address—APA
- Extendable Address Field—to any number of bytes
- □ Extendable Control Field—to 2 bytes
- □ Idle Mode—idle FLAG characters or MARK the line
- D Point to Point, Multi-drop, or Loop Configuration

### BYTE ORIENTED PROTOCOLS—BiSync, DDCMP

□ Automatic detection and generation of SYNC characters

### SELECTABLE OPTIONS:

- □ Variable Length Data—1 to 8 bit bytes
- □ Variable SYNC character—5, 6, 7, or 8 bits
- □ Error Checking—CRC (CRC16, CCITT-0, or CCITT-1) —VRC (odd/even parity) —None
- □ Strip Sync—deletion of leading SYNC characters after synchronization
- Idle Mode—idle SYNC characters or MARK the line

### **APPLICATIONS**

- Intelligent Terminals
- Line Controllers
- □ Network Processors
- □ Front End Communications
- Remote Data Concentractors
- Communication Test Equipment
- Computer to Computer Links
  - Hard Disk Data Handler

### **General Description**

The COM 5025 is a COPLAMOS<sup>®</sup> n channel silicon gate MOS/LSI device that meets the majority of synchronous communications requirements, by interfacing parallel digital systems to synchronous serial data communication channels while requiring a minimum of controller overhead.

The COM 5025 is well suited for applications such as computer to modem interfaces, computer to computer serial links and in terminal applications. Since higher level decisions and responses are made or initiated by the controller, some degree of intelligence in each controller of the device is necessary.

Newly emerging protocols such as SDLC, HDLC, and ADCCP will be able to utilize the COM 5025 with a high degree of efficiency as zero insertion for transmission and zero deletion for reception are done automatically. These protocols will be referred to as Bit Oriented Protocols (BOP). Any differences between them will be discussed in their respective sections. Conventional synchronous protocols that are control character oriented such as BISYNC can also utilize this device. Control Character oriented protocols will be referred to as CCP protocols. Other types of protocols that operate on a byte or character count basis can also utilize the COM 5025 with a high degree of efficiency in most cases. These protocols, such as DDCMP will also be referred to as CCP protocols.

The COM 5025 is designed to operate in a synchronous communications system where some external source is expected to provide the necessary received serial data, and all clock signals properly synchronized according to EIA standard RS334. The external controller of the chip will provide the necessary control signals, intelligence in interpreting control signals from the device and data to be transmitted in accord with RS334.

The receiver and transmitter are as symmetrical as possible without loss of efficiency. The controller of the device will be responsible for all higher level decisions and interpretation of some fields within message frames. The degree to which this occurs is dependent on the protocol being implemented. The receiver and transmitter logic operate as two totally independent sections with a minimum of common logic.

### **References:**

- 1. ANSI—American National Standards Institute X353, XS34/589 202-466-2299
- 2. CCITT—Consultative Committee for International Telephone and Telegraph X.25 202-632-1007
- 3. EIA—Electronic Industries Association TR30, RS334 202-659-2200
- IBM General Information Brochure, GA27-3093 Loop Interface—OEM Information, GA27-3098 System Journal—Vol. 15, No. 1, 1976; G321-0044

## Terminology

Term	Definition	Term	Definition
BOP	Bit Oriented Protocols: SDLC, HDLC, ADCCP	GA	01111111 (0 (LSB) followed by 7-1's)
CCP	Control Character Protocols: BiSync, DDCMP	LSB	First transmitted bit, First received bit
TDB	Transmitter Data Buffer	MSB	Last transmitted bit, Last received bit
RDB	Receiver Data Buffer	RDP	Receiver Data Path
TDSR .	Transmitter Data Shift Register	TDP	Transmitter Data Path
FLAG	01111110	LM	Loop Mode
ABORT	11111111 (7 or more contiguous 1's)		

**BLOCK DIAGRAM** 



SECTION III

## **Description of Pin Functions**

Pin No.	Symbol	Name	I/O	Function			
1	VDD	Power Supply	PS	+ 12 volt Power Supply.			
2	RCP	Receiver Clock	1	The positive-going edge of this clock shifts data into the receiver shift register.			
3	RSI	Receiver Serial Input	i	This input accepts the serial bit input stream.			
4	SFR	Sync/Flag	ò	This output is set high for 1 clock time of the			
	0	Received	-	RCP, each time a sync or flag character is received.			
5	RXACT	Receiver Active	0	This output is asserted when the RDP presents the first data character of the message to the controller. In the BOP mode the first data character is the first non-flag character (address byte). In the CCP mode: 1. if strip-sync is not set; the first data character is the character following the second sync. In the BOP mode the trailing (next) FLAG resets RXACT. In the CCP mode RXACT			
6	RDA	Receiver Data Available	0	This output is set high when the RDP has assembled an entire character and transferred it into the RDB. This output is reset by reading the RDB.			
7	RSA	Receiver Status Available	0	This output is set high: 1. CCP—in the event of receiver over run (ROR) or parity error (if selected), 2. BOP—in the event of ROR, CRC error (if selected) receiving REOM or RAB/GA. This output is reset by reading the receiver status register or dropping of RXENA.			
8	RXENA	Receiver Enable	I	A high level input allows the processing of RSI data. A low level disables the RDP and resets RDA, RSA and RXACT.			
9	GND	Ground	GND	Ground			
10	DBØ8	Data Bus	I/O	Bidirectional Data Bus.			
11	DBØ9	Data Bus	I/O	Bidirectional Data Bus.			
12	DB1ø	Data Bus	I/O	Bidirectional Data Bus.			
13	DB11	Data Bus	I/O	Bidirectional Data Bus. Wire "OR" with DB00-DB07			
14	DB12	Data Bus	I/O	Bidirectional Data Bus. For 8 bit data bus			
15	DB13	Data Bus	I/O	Bidirectional Data Bus.			
- 16	DB14	Data Bus	i/O	Bidirectional Data Bus.			
17	DB15	Data Bus	1/0	Bidirectional Data Bus.			
18	W/B	Write/Bead		Controls direction of data nort W/B=1 Write W/B=0 Bead.			
19	A2	Address 2	i	Address input—MSB			
20	A1	Address 1	i	Address input			
21	AØ	Address 0	i	Address input—I SB			
22	BYTE OP	Byte Operation	ì	If asserted, byte operation (data port is 8 bits wide) is			
00	DDENA	Date Date Sachia		selected. If BYTE OP=0, data port is 16 bits wide.			
23	DPENA	Data Port Enable	I	may be strobed. If reading the port, DPENA may reset (depending on register selected by address) RDA or RSA. If writing into the port, DPENA may reset (depending on register selected by address) TBMT.			
24	DBØ7	Data Bus	I/O	Bidirectional Data Bus—MSB.			
25	DBØ6	Data Bus	I/O	Bidirectional Data Bus.			
26	DBØ5	Data Bus	I/O	Bidirectional Data Bus.			
27	DBØ4	Data Bus	I/O	Bidirectional Data Bus.			
28	DBØ3	Data Bus	I/O	Bidirectional Data Bus.			
29	DBØ2	Data Bus	I/O	Bidirectional Data Bus.			
30	DBØ1	Data Bus	i/O	Bidirectional Data Bus.			
31	DBØØ	Data Bus	i/O	Bidirectional Data Bus—I SB			
32	Vcc	Power Supply	PS	+5 volt Power Supply			
33	MR	Master Reset	I	This input should be pulsed high after power turn on. This will: clear all flags, and status conditions, set TBMT=1, TSO=1 and place the device in the primary BOP mode with 8 bit TX/RX data length, CRC CCITT initialized to all 1's.			
34	TXACT	Transmitter Active	0	This output indicates the status of the TDP. TXACT will go high after asserting TXENA and TSOM coinsidently with the first TSO bit. This output will reset one half clock after the byte during which TXENA is dropped.			
35	ТВМТ	Transmitter Buffer Empty	0	This output is at a high level when the TDB or the TX Status and Control Register may be loaded with the new data. TBMT=0 on any write access to TDB or TX Status and Control Register. TBMT returns high when the TDSR is loaded.			
36	TSA	Transmitter Status Available	0	TERR bit, indicating transmitter underflow. Reset by MR or assertion of TSOM.			
37	TXENA	Transmitter Enable	I	A high level input allows the processing of transmitter data.			
38	TSO	Transmitter Serial Output	0	This output is the transmitted character.			
39	TCP	Transmitter Clock	I	The positive going edge of this clock shifts data out of the transmitter shift register.			
40	MSEL	Maintenance Select	I	Internally RSI becomes TSO and RCP becomes $\overline{\text{TCP}}$ . Externally RSI is disabled and TSO=1.			

# Register Bit Assignment Chart 1 and 2

Data Bus	Term	Definition	
DBØ8	RSOM	Receiver Start of Message-read only bit. In BOP mode only, goes high when first non-flag (address byte)	
DBØ9	REOM	character loaded into RDB. It is cleared when the second byte is loaded into the RDB. Receiver End of Message—read only bit. In BOP mode only, set high when last byte of data loaded into RDB, or	
DB1Ø	RAB/GA	Received ABORT or GO AHEAD character, read only bit. In BOP mode only, if LM=0 this bit is set on receiving an ABORT character; if LM=1 this bit is set on receiving a GO AHEAD character. This is cleared on reading of Baceline Status Beaciets or depiner of BYENA	legister
DB11	ROR	Receiver States heighter of diopping of RACINA. Receiver Over Run—read only bit. Set high when received data transferred into RDB and previous data has not been read, indicating failure to service RDA within one character time. Cleared on reading of Receiver Status Benieter or dropping of RXENA	Status F
DB12-14	A, B, C	Assembled Bit Count—read only bits. In BOP mode only, examine when REOM=1. ABC=0, message terminated on stated boundary. ABC=XXX, message terminated (by FLAG or GA) on unstated boundary, binary value of ABC number of valid bits available in RDB (right hand instified)	sceiver (
DB15	ERR CHK	Error Check—read only bit. In BOP set high if CRC selected and received in error, examine when REOM=1. In CCP mode: 1. set high if parity selected and received in error, 2. if CRC selected (tested at end of each byte) ERR CHK = 1 if CRC GOOD, ERR CHK = 0 if CRC NOT GOOD. Controller must determine the last byte of the message.	Re
DB8	TSOM	Transmitter Start of Message—W/R bit Provided TXENA=1 TSOM initiates start of message. In BOP_TSOM=1	
DB9	теом	generates FLAG and continues to send FLAG's until TSOM=0, then begin data. In CCP: 1. IDLE=0, transmit out of SYNC register, continue until TSOM=0, then begin data. 2. IDLE=1 transmit out of TDB. In BOP mode there is also a Special Space Sequence of 16-0's initiated by TSOM=1 and TEOM=1. SSS is followed by FLAG. Transmit End of Message—W/R bit. Used to terminate a message. In BOP mode, TEOM=1 sends CRC, then FLAG; if TXENA=1 and TEOM=1 continue to send FLAG's, if TXENA=0 and TEOM=1 send SYNC, if TXENA=0 and TEOM=1 continue to send SYNC's, if TXENA=0 and TEOM=1	Status Register
5544	-	MARK line. 2. IDLE=1, TEOM=1, MARK line.	<u>5</u>
DB10	IXAB	Iransmitter Abort—W/R bit. In BOP mode only, TXAB=1 finish present character then: 1. IDLE=0, transmit ABORT 2. IDLE=1, transmit FLAG.	Son
DB11	TXGA	Transmit Go Ahead—W/R bit. In BOP mode only, modifies character called for by TEOM. GA sent in place of FLAG.	nd
DB15	TERR	Transmitter Error—read only bit. Underflow, set high when TDB not loaded in time to maintain continuous transmission. In BOP automatically transmit: 1. IDLE=0, ABORT 2. IDLE=1, FLAG. In CCP automatically transmit: 1. IDLE=0, SYNC 2. IDLE=1, MARK. Cleared by TSOM.	- a
DB8-1Ø	X,Y,Z	Z Y XW/R bits. These are the error control bits.	
		0 0 0 X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1 CCITT—Initialize to "1"	
		0 1 0 Not used	
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
		1 0 0 Odd Parity—CCP Only 1 0 1 Even Parity—CCP Only	ter
			gist
		1 1 1 Inhibit all error detection and transmission	Ве
0044		Note: Do not modify XYZ until both data paths are idle	2
DB11	IDLE	IDLE mode selectW/R bit. Affects transmitter only. In BOPcontrol the type of character sent when TXAB	-ti
		underflow, "1" = transmit SYNC from TDB, "0"=transmit SYNC from SYNC/ADDRESS register.	ပ္စ
DB12	SEC ADD	Secondary Address Mode—W/R bit. In BOP mode only—after FLAG looks for address match prior to activating	Mod
DB13	STRIP SYNC/LOOP	Strip Sync or Loop Mode—W/R bit. Effects receiver only. In BOP mode—allows recognition of a Section of a GA character. In CCP—after second SYNO, strip SYNC; when first data character detected, set RXACT = 1, stop stripping.	~
DB14	PROTOCOL	PROTOCOL—W/R bit. BOP=0, CCP=1	
DBIS	APA	All Parties Address—w/H bit. If selected, modifies secondary mode so that the secondary address or 8-1's will activate the RDP.	
DB13-15	TXDL	Transmitter Data Length—W/R bits.	
		TXDL3 TXDL2 TXDL1 LENGTH	
		U U U Eight bits per character	
		1 1 0 Six bits per character	
		1 0 1 Five bits per character	
		1 0 0 Four bits per character*	-
		0 1 1 Inree bits per character*	iste
		0 0 1 One bit per character*	eg
		*For data length only, not to be used for SYNC character (CCP mode).	нн
DB8-1Ø	RXDL	Receiver Data Length—W/R bits.	elec
		AXDL3 AXDL2 AXDL1 LENGTH	Š
		1 1 1 Seven bis per character	ŋđ
		1 1 0 Six bits per character	Ler
		1 0 1 Five bits per character	ta
		1 U O Four bits per character	õ
		0 1 0 Two bits per character	
		0 0 1 One bit per character	
DB11	EXCON	Extended Control Field—W/R bit. In receiver only; if set, will receive control field as two 8-bit bytes. Excon bit should	
0010		not be set if SEC ADD = 1.	
DB12	EXAUD	address bytes, if YES go into control field. EXADD bit should not be set if SEC ADD = 1.	

\*Note: Product manufactured before 1Q79 may not have this feature.

## **Register Bit Assignment Chart 1**

REGISTER	DPØ7	DPØ6	DPØ5	DPØ4	DPØ3	DPØ2	DPØ1	DPØØ
Receiver Data Buffer	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RDØ
(Read Only- Right Justified- Unused Bits=0)	MSB							LSB
Transmitter Data Register	TD7	TD6	TD5	TD4	TD3	TD2	TD1	тdø
(Read/Write- Unused Inputs=X)	MSB							LSB
Sync/Secondary	SSA7	SSA6	SSA5	SSA4	SSA3	SSA2	SSA1	SSAØ
Address (Read/Write- Right Justified- Unused Inputs=X)	MSB							LSB

## **Register Bit Assignment Chart 2**

REGISTER	DP15	DP14	DP13	DP12	DP11	DP1Ø	DPØ9	DPØ8
Receiver Status (Read Only)	ERR CHK	С	в	Α	ROR	RAB/GA	REOM	RSOM
TX Status and Control (Read/Write)	TERR (Read Only	) ()	0	0	TXGA	ТХАВ	TEOM	TSOM
Mode Control (Read/Write)	*APA	PROTOCOL	STRIP SYNC/ LOOP	SEC ADD	IDLE	Z	Y	x
Data Length Select (Read/Write)	TXDL3	TXDL2	TXDL1	EXADD	EXCON	RXDL3	RXDL2	RXDL1

\* Note: Product manufactured before 1Q79 may not have this feature.

## **Register Address Selection**

1) BYTE OP =	0, data port 16	bits wide	
A2	AI	AØ	Register
0	0	х	Receiver Status Register and Receiver Data Buffer
0	1	х	Transmitter Status and Control Register and Transmitter Data Buffer
1	0	х	Mode Control Register and SYNC/Address Register
1	1	х	Data Length Select Register
X = don't care			

2)	BYTE OP =	= 1, data port 8 b	its wide
	A2	A1	AØ
	0	0	0
	0	0	1
	0	1	0
	0	1	1
	1	0	0
	1	0	1
	1	1	0
	1	1	1 .

Register	
<b>Receiver</b> Da	ta Buffer
<b>Receiver Sta</b>	tus Register
Transmitter l	Data Buffer
Transmitter \$	Status and Control Register
SYNC/Addre	ess Register
Mode Contro	ol Register

Data Length Select Register



### **CCP TRANSMITTER OPERATION**





NOTE 1—Mode is CCP with CRC selected NOTE 2—Trailing edge of DPENA must occur at least one-half clock pulse prior to TBMT=1 to avoid underrun

130

**BOP RECEIVER TIMING** 



BOP TRANSMITTER OPERATION



Note 1---Trailing edge of DPENA must occur at least one-half clock pulse prior to TBMT=1. To avoid underrun.

SECTION III

### **AC TIMING DIAGRAMS**







**READ FROM USYNR/T** 



#### **MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	55°C to +150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, with respect to ground	+ 18.0V
Negative Voltage on any Pin, with respect to ground	0.3V

\*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. For example, the bench power supply programmed to deliver + 12 volts may have large voltage transients when the AC power is switched on and off. If this possibility exists it is suggested that a clamp circuit be used.

Parameter	Min.	Тур.	Max.	Unit	Comments
D.C. Characteristics				<u>_</u>	
INPUT VOLTAGE LEVELS					
Low Level, ViL			0.8	V	
High Level, Vн	2.0		Vcc	V	
OUTPUT VOLTAGE LEVELS					
Low Level, Vo∟			0.4	v	lol=1.6ma
High Level, Vон	2.4				Іон=40µа
INPUT LEAKAGE					
Data Bus		5.0	50.0	μa	0≤Vin≤5v, DPENA=0 or W/R=
All others				μa	$V_{IN} = +5v$
INPUT CAPACITANCE					
Data Bus, Cin				pf	
Address Bus, Cin				pf	
Clock, CIN				pf	
All other, Cin				pf	
POWER SUPPLY CURRENT					
lcc			70	ma	
סס			90	ma	
A.C. Characteristics					Ta=25°C
CLOCK-RCP, TCP					
frequency	DC		1.5	MHz	
PWH	325			ns	
PWL	325			ns -	
tr. tr		10		ns	
DPENA, TWOPENA	250		50 µs	ns	
Set-up Time, TAS	0			ns	
Byte Op. W/R					
A2. A1. A0					
Hold Time, TAH	0	1		ns	
Byte Op. WIR.					
A2, A1, A0					
DATA BUS ACCESS, TDPA			150	ns	
DATA BUS DISABLE DELAY, TOPD			100	ns	
DATA BUS SET-UP TIME, TDBS	0			ns	
DATA BUS HOLD TIME, TDBH	100			ns	
MASTER RESET, MR	350			ns	

#### **ELECTRICAL CHARACTERISTICS** ( $T_A=0^{\circ}C$ to $70^{\circ}C$ , $V_{CC}=+5V\pm5\%$ , $V_{DD}=+12V\pm5\%$ , unless otherwise noted)



#### STANDARD MICROSYSTEMS CORPORATION 35 Marca BM, Hacsage NY 1178 36 Marca BM, Hacsage NY 1178 37 Marca BM

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.