



CR6831T

Digital Echo/Surround Processor IC

DESCRIPTION

The CR6831T is an IC developed for producing echo effects added to voice signals picked up by microphone for karaoke applications.

The IC has the largest memory among the digital delay series. As it's design is aimed at high performance, it is best suited to provide radio cassette tape recorders and miniature unit audio system with quality echo function. Being pin compatible with the M65831AP/FP, the CR6831T is suitable for upgrading the series.

FEATURES


- Built-in input / output filters, A-D and D-A converters, and memory realize a delay system with only a single chip
- Capable of composing low-noise and low-distortion delay system at low cost by ADM system
(No=-92dB typ, THD=0.5% typ)
- Control mode selections available from 2 kinds: easy mode using parallel data and microcomputer mode using serial data
- Sleep mode can be selected to stop IC functions
- Built-in automatic reset circuit

RECOMMENDED OPERATING CONDITIONS

Supply voltage range $V_{CC}, V_{DD}=4.5$ to $5.5V$

Rated supply voltage $V_{CC}, V_{DD}=5.0V$

Outline




Outline 24P4 (T)
2.54mm pitch 600mil DIP
(13.0mm X 31.1mm X 3.8mm)




Outline 24P2W-A(S)
1.27mm pitch 375mil SOP
(7.5mm X 15.4mm X 2.3mm)


SYSTEM CONFIGURATION



Pin Configuration



BLOCK DIAGRAM




Unit Resistance:Ω

PIN DESCRIPTION

No.	Symbol	Name	I/	Function
1	VDD	Digital VDD	—	Supply voltage
2	XIN	Oscillator input	I	
3	XOUT	Oscillator output		Connects to 2MHz ceramic filter
4	D1/REQ	Delay1/Request	I	Easy mode : inputs D1 data μ -COM mode : inputs request data
5	D2/SCK	Delay2/Shift clock	I	Easy mode : inputs D2 data μ -COM mode : inputs shift clock
6	D3/DATA	Delay3/Serial data	I	Easy mode : inputs D3 data μ -COM mode : inputs serial data
7	D4/IDSW	Delay4/ID switch	I	Easy mode : inputs D4 data μ -COM mode : controls ID code
8	TEST	Test	I	L=normal mode
9	EASY/ $\overline{\mu}$ -COM	Easy/ $\overline{\mu}$ -COM	I	H=easy mode L= μ -COM mode
10	SLEEP	Sleep	I	H=sleep mode L=normal mode
11	D	GND	—	Connects to analog GND at one point
12	A	GND	—	Connects to analog GND
13	LPF2 OUT	Low pass filter2 output		Forms low pass filter with external C.R
14	LPF2 IN	Low pass filter2 input	I	
15	OP2 OUT	OP-AMP2 output		Forms integrator with external C.R
16	OP2 IN	OP-AMP2 input	I	
17	CC2	Current control 2	—	
18	CC1	Current control 1	—	
19	REF	Reference	—	=1/2VCC
20	OP1 IN	OP-AMP1 input	I	Forms integrator with external C.R
21	OP1 OUT	OP-AMP1 output		
22	LPF1 OUT	Low pass filter1 output		Forms low pass filter with external C.R
23	LPF1 IN	Low pass filter1 input	I	
24	VCC	Analog VCC	—	Supply voltage

ABSOLUTE MAXIMUM RATINGS(V_{CC}=5V, f=1kHz, V_I=100mV_{rms}, T_a=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Units
V _{CC}	Supply voltage		6.5	V
I _{CC}	Circuit current		100	mA
P _d	Power dissipation	CR6831T	1	W
		CR6831TF	650	mW
T _{opr}	Operating temperature		-20~+75	°C
T _{stg}	Storage temperature		-40~+125	°C

**THERMAL DERATING
(MAXIMUM RATING)****RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Conditions	Limits			Units
			Min	Max	Typ	
V _{CC}	Supply voltage		4.5	5	5.5	V
V _{DD}	Supply voltage		4.5	5	5.5	V
V _{CC} -V _{DD}	Difference voltage		-0.3	0	0.3	V
f _{ck}	Clock frequency		1	2	3	MHz
V _{IH}	High input voltage		0.7V _{DD}		V _{DD}	V
V _{IL}	Low input voltage		0		0.3V _{DD}	V

ELECTRICAL CHARACTERISTICS(V_{CC}=5V, f=1kHz, V_i=100mV_{rms}, T_a=25°C, unless otherwise noted)

Symbol	Parameter	Test	Limits			Units	
			Min	Typ	Max		
I _{CC}	Circuit current	No signal	—	18.0	40.0	mA	
G _V	Voltage gain	R _L =47k Ω	-3.5	-0.5	2.5	dB	
V _{OMAX}	Maximum output voltage	THD=10%	0.7	1	—	V _{rms}	
THD	Output distortion	30kHz LPF	f _s =500kHz	—	0.3	1.0	%
			f _s =250kHz	—	0.5	1.5	
No	Output noise voltage	DIN-AUDIO (f _s =250kHz)	—	-92	-75	dBV	
SVRR	Supply voltage rejection ratio	DV _{CC} =-20dBV, f=100Hz	—	-40	-25	dB	
TMUTE	Mute time	Upon changing Delay Time	508	528	548	ms	
		Upon canceling Sleep Mode	508	528	548		
I _{CCS}	Circuit current (Sleep mode)	Sleep Mode	—	14.0	30.0	mA	


OPERATION
1) DELAY TIME

D4	D3	D2	D1	fs	Td		
L	L	L	L	500	12.3		
			H		24.6		
		H	L		36.9		
			H		49.2		
	H	L	L		61.4		
			H		73.7		
		H	L		86.0		
			H		98.3		
			H		L	L	110.6
						H	122.9
H	L	135.2					
	H	147.5					
H	L	L	159.7				
		H	172.0				
	H	L	184.3				
		H	196.6				


fs=sampling frequency(kHz)
Td=delay time(msec)

2) EASY MODE(EASY / $\overline{\mu\text{-COM}}=H$)

D1,D2,D3,D4 and sleep are for easy mode



3) $\mu\text{-COM}$ MODE(EASY / $\overline{\mu\text{-COM}}=L$)




TIMING DIAGRAM

This Timing chart shows that delay time is set by serial data from $\mu\text{-COM}$.

DATA signal is latched at the falling edge of SCK signal, the last ten data are set at the rising edge of REQ signal when ID codes are satisfied. *

- * { ID1, ID3 : L
- { ID2 : H
- { ID4 : equal to IDSW

REQ,SCK,DATA INPUT TIMING



Symbol	Parameter	min	typ	max	Units
t_1	SCK pulse width	250	—	—	nsec
ds	SCK pulse duty	—	50	—	%
t_2	DATA setup time	100	$t_1/2$	—	nsec
t_3	DATA hold time	100	$t_1/2$	—	nsec
t_4	REQ hold time	100	—	—	nsec
t_5	REQ pulse width	250	—	—	nsec

4) MUTING

(1) Easy mode


Automatic mute upon changing delay time, cancelling SLEEP mode and power-on.

(2) μ -COM mode


MUTE=H: mute

MUTE=L: automatic mute


AUTOMATIC MUTE



(a) UPON CHANGING DELAY TIME



(b) UPON CANCELLING SLEEP MODE



(c) UPON POWER-ON

5) SLEEP MODE

SLEEP data is


(H:clock and RAM stop to reduce circuit current (SLEEP mode)
L:normal operation

6) SYSTEM RESET

Automatically reset power-on. The reset time is about 120msec.

Delay time is set at 147.5msec.

TEST CIRCUIT



TEST METHODS


Switch condition

* 1 or 2


No	Parameter	Sampling frequency	Symbol	S 4	S 5	S 6	S 7	S 10	S 24	S 30	notes
1	Current circuit	—	I _{cc}	1	1	1	1	1	2	2	No signal
2	Voltage gain	500kHz	G _{v1}	*	*	*	1	1	1	1	
		250kHz	G _{v2}	*	*	*	2	1	1	1	
3	Delay time	500kHz	T _{da}	1	1	1	1	1	1	1	cf. 11-1)
			T _{db}	2	1	1	1				
			T _{dc}	1	2	1	1				
			T _{dd}	2	2	1	1				
			T _{de}	1	1	2	1				
			T _{df}	2	1	2	1				
			T _{dg}	1	2	2	1				
		250kHz	T _{dh}	2	2	2	1				
			T _{di}	1	1	1	2				
			T _{dj}	2	1	1	2				
			T _{dk}	1	2	1	2				
			T _{dl}	2	2	1	2				
			T _{dm}	1	1	2	2				
			T _{dn}	2	1	2	2				
T _{do}	1	2	2	2							
T _{dp}	2	2	2	2							
4	Output voltage(max)	500kHz	V _{omax 1}	*	*	*	1	1	1	1	30kHz L.P.F. THD=10%
		250kHz	V _{omax 2}	*	*	*	2	1	1	1	
5	Total harmonic distortion	500kHz	THD 1	*	*	*	1	1	1	1	30kHz L.P.F.
		250kHz	THD 2	*	*	*	2	1	1	1	
6	Output noise voltage	250kHz	No	*	*	*	2	1	1	1	DIN AUDIO V _i =0mV _{rms}
7	Supply voltage rejection ratio	—	SVRR	*	*	*	*	1	1	2	DV _{cc} =-20dB _v , f=100Hz
8	Mute time	—	MUTE T	² ₁	*	*	*	1	1	1	Upon changing Delay Time
		—	MUTE S	*	*	*	*	² ₁	1	1	Upon cancelling Sleep Mode

APPLICATION EXAMPLE

1.EASY MODE



2.µ -COM MODE



Units Resistance Ω
Capacitance F