

**CRJD190N65G3E-G**
**General Description:**

CRJD190N65G3E-G, the silicon N-channel Enhanced MOSFETs, is obtained by the super junction technology which reduces the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package type is TO-252, which accords with the RoHS standard.

**Features:**

- **Fast Switching**
- **Low Gate Charge**
- **Low Reverse transfer capacitances**
- **100% Single Pulse avalanche energy Test**
- **Halogen Free**
- **Zener-Protected**



**Applications:**

Power switch circuit of adaptor, charger and LED.

**Absolute** (T<sub>j</sub>= 25°C unless otherwise specified ):

Symbol	Parameter	Rating	Units
V <sub>DSS</sub>	Drain-to-Source Voltage(V <sub>GS</sub> =0V)	650	V
I <sub>D</sub> <sup>a1</sup>	Continuous Drain Current T <sub>C</sub> = 25 °C	18	A
I <sub>DM</sub> <sup>a2</sup>	Pulsed Drain Current T <sub>C</sub> = 25 °C	54	A
V <sub>GSS</sub>	Gate-to-Source Voltage	±30	V
E <sub>AS</sub> <sup>a3</sup>	Single Pulse Avalanche Energy	230	mJ
dv/dt <sup>a4</sup>	Peak Diode Recovery dv/dt	15	V/ns
dv/dt	MOSFET dv/dt ruggedness	50	V/ns
di <sub>f</sub> /dt	Maximum diode commutation speed	500	A/us
P <sub>D</sub>	Power Dissipation(T <sub>C</sub> =25 °C)	212	W
V <sub>ESD(G-S)</sub>	Gate source ESD (HBM-C= 100pF, R=1.5kΩ)	2000	V
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Temperature Range	-55...+150	°C

V <sub>DSS</sub> (T <sub>Jmax</sub> )	700	V
I <sub>D</sub>	18	A
P <sub>D</sub> (T <sub>C</sub> =25 °C)	212	W
R <sub>DS(ON)Typ</sub>	0.16	Ω
E <sub>OSS@400V</sub>	2.4	uJ



**Electrical Characteristics** (T<sub>j</sub>= 25°C unless otherwise specified):

<b>OFF Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V <sub>DSS</sub>	Drain to Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	650	--	--	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Bvdss Temperature Coefficient	I <sub>D</sub> =250uA	--	0.88	--	V/°C
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>DS</sub> = 650V, V <sub>GS</sub> = 0V, T <sub>j</sub> = 25°C	--	--	10	μA
		V <sub>DS</sub> =520V, V <sub>GS</sub> = 0V, T <sub>j</sub> = 125°C	--	--	100	
I <sub>GSS(F)</sub>	Gate to Source Forward Leakage	V <sub>GS</sub> =+30V V <sub>DS</sub> = 0V,	--	--	10	uA
I <sub>GSS(R)</sub>	Gate to Source Reverse Leakage	V <sub>GS</sub> =-30V V <sub>DS</sub> = 0V,	--	--	-10	uA

<b>ON Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R <sub>DS(ON)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> =10V,I <sub>D</sub> =5.6A	--	0.16	0.19	Ω
V <sub>GS(TH)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.5	--	4.5	V
Pulse width tp ≤ 300μs, δ ≤ 2%						

<b>Dynamic Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R <sub>g</sub>	Gate resistance	f = 1.0MHz	--	10.2	--	Ω
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V V <sub>DS</sub> = 100V f = 1.0MHz	--	1542	--	pF
C <sub>oss</sub>	Output Capacitance		--	39.5	--	
C <sub>rss</sub>	Reverse Transfer Capacitance		--	1.3	--	

<b>Resistive Switching Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t <sub>d(ON)</sub>	Turn-on Delay Time	I <sub>D</sub> =5.6A V <sub>DD</sub> = 400V V <sub>GS</sub> = 13V R <sub>G</sub> =10Ω	--	28	--	ns
t <sub>r</sub>	Rise Time		--	16	--	
t <sub>d(OFF)</sub>	Turn-Off Delay Time		--	95	--	
t <sub>f</sub>	Fall Time		--	13	--	
Q <sub>g</sub>	Total Gate Charge	I <sub>D</sub> =5.6A V <sub>DD</sub> =400V V <sub>GS</sub> = 10V	--	35	--	nC
Q <sub>gs</sub>	Gate to Source Charge		--	7.5	--	
Q <sub>gd</sub>	Gate to Drain ("Miller")Charge		--	15	--	
V <sub>plateau</sub>	Gate Plateau Voltage		--	5.2	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$I_S$	Continuous Source Current (Body Diode)	$T_c=25^\circ\text{C}$	--	--	18	A
$I_{SM}$	Maximum Pulsed Current (Body Diode)		--	--	54	A
$V_{SD}$	Diode Forward Voltage	$I_S=9\text{A}, V_{GS}=0\text{V}$	--	--	1.2	V
$T_{rr}$	Reverse Recovery Time	$I_S=2\text{A}, T_j = 25^\circ\text{C}$ $dI_F/dt=50\text{A}/\mu\text{s},$ $V_{GS}=0\text{V}$	--	160	--	ns
$Q_{rr}$	Reverse Recovery Charge		--	1.3	--	$\mu\text{C}$
$I_{rrm}$	Reverse Recovery Current		--	17	--	A

**Thermal Restistance**

Symbol	Parameter	Max.	Units
$R_{\theta JC}$	Junction-to-Case	0.59	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	100	$^\circ\text{C}/\text{W}$

**Gate-source Zener diode**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$V_{GSO}$	Gate-source breakdown voltage	$I_{GS}= \pm 1\text{mA}(\text{Open Drain})$	30			V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

- <sup>a1</sup>: Limited by  $T_{jmax}$  Maximum duty cycle  $D=0.75$
- <sup>a2</sup>: Repetitive rating; pulse width limited by maximum junction temperature
- <sup>a3</sup>:  $L=20.0\text{mH}, R_g=25\ \Omega, V_{dd}=50\text{V}, \text{Start } T_j=25^\circ\text{C}$
- <sup>a4</sup>: Identical low side and high side switch with identical  $R_g$
- <sup>a5</sup>: Recommend soldering temperature defined by IPC/JEDEC J-STD 020

Characteristics Curve:




Figure.1 Maximum Forward Bias Safe Operating Area




Figure.2 Maximum Power Dissipation vs Case Temperature




Figure.3 Maximum Continuous Drain Current vs Case Temperature




Figure.4 Typical Output Characteristics




Figure.5 Maximum Effective Thermal Impedance , Junction to Case




Figure.6 Typical Transfer Characteristics




Figure.7 Typical Body Diode Transfer Characteristics




Figure.8 Typical Drain to Source ON Resistance vs Drain Current




Figure.9 Typical Drain to Source on Resistance vs Junction Temperature




Figure.10 Typical Theshold Voltage vs Junction Temperatu




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure.12 Typical Capacitance vs Drain to Source Voltage




Figure.13 Typical Gate Charge vs Gate to Source Voltage

Test Circuit and Waveform




Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms




Figure 16. Resistive Switching Test Circuit




Figure 17. Resistive Switching Waveforms




Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform




Figure 20. Unclamped Inductive Switching Test Circuit





Figure 21. Unclamped Inductive Switching Waveform



Package Information



单位: mm

Items	Values(mm)	
	MIN	MAX
A	6.30	6.90
A1	0	0.16
B	5.70	6.30
C	2.10	2.50
D	0.30	0.70
E1	0.60	0.90
E2	0.70	1.00
F	0.30	0.60
G	0.70	1.20
L1	9.60	10.50
L2	2.70	3.10
H	0.40	1.00
M	5.10	5.50
N	2.09	2.49
R	0.3	
T	1.40	1.60
Y	5.10	6.30

TO-252 Package

**The name and content of poisonous and harmful material in products**

	Hazardous Substance									
	Pb	Hg	Cd	Cr (VI)	PBB	PBDE	DIBP	DEHP	DBP	BBP
Limit	≤0.1%	≤0.1%	≤ 0.01%	≤0.1%	≤0.1%	≤0.1%	≤0.1%	≤0.1%	≤0.1%	≤0.1%
Lead Frame	○	○	○	○	○	○	○	○	○	○
Molding	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
Wire Bonding	○	○	○	○	○	○	○	○	○	○
Solder	×	○	○	○	○	○	○	○	○	○
Note	○: Means the hazardous material is under the criterion of 2011/65/EU. ×: Means the hazardous material exceeds the criterion of 2011/65/EU. The plumbum element of solder exist in products presently, but within the allowed range of Eurogroup's RoHS.									

**Warnings**

1. Exceeding the maximum ratings of the device in performance may cause damage to the device, even the permanent failure, which may affect the dependability of the machine. It is suggested to be used under 80 percent of the maximum ratings of the device.
2. When installing the heat sink, please pay attention to the torsional moment and the smoothness of the heatsink.
3. VDMOSFET is the device which is sensitive to the static electricity, it is necessary to protect the device from being damaged by the static electricity when using it.
4. This publication is made by Huajing Microelectronics and subject to regular change without notice.

**WUXI CHINA RESOURCES HUAJING MICROELECTRONICS CO., LTD.**

**Add:** No.14 Liangxi RD. Wuxi, Jiangsu, China    **Mail:**214061    <https://www.crmicro.com>  
**Tel:** +86 0510-85807228    **Fax:** +86- 0510-85800864

**Marketing Part:**                      **Post:** 214061                      **Tel:** +86 0510-81805277/81805336  
**Fax:** +86 0510-85800360/85803016

**Application and Service:** **Post:** 214061    **Tel / Fax:** +86- 0510-81805243/81805