

Features

- Qualified according to AEC Q101
- Much lower Ron*A performance for On-state efficiency
- Better efficiency due to very low FOM
- Ultra-fast body diode
- Easy to use/drive



Product Summary

VDS	650V
R _{DS(on)} _typ	42mΩ
I _D	70A

Applications

Suitable for PFC and DC-DC stages for:

- Unidirectional and bidirectional DC-DC converters,
- On-Board battery Chargers

100% DVDS Tested
100% Avalanche Tested

Package Marking and Ordering Information

Part #	Marking	Package	Packing	Reel Size	Tape Width	Qty
CRJQ41N65GCFQ	CRJQ41N65GCFQ	TO-247-3L	Tube	N/A	N/A	25pcs

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Drain-source voltage	V _{DS}	650	V
Continuous drain current ¹⁾ T _C = 25°C T _C = 100°C	I _D	70 44	A
Pulsed drain current ²⁾ (T _C = 25°C, t _p limited by T _{jmax})	I _D pulse	209	A
Avalanche energy, single pulse (L=30mH, R _g =30Ω)	E _{AS}	1500	mJ
MOSFET dv/dt ruggedness	dv/dt	50	V/ns
Gate-Source voltage	V _{GS}	±30	V
Power dissipation (T _C = 25°C)	P _{tot}	687	W
Continuous diode forward current(T _C = 25°C)	I _S	70	A
Diode pulse current ²⁾ (T _C = 25°C)	I _S pulse	209	A
Recovery diode dv/dt ³⁾	dv/dt	50	V/ns
Maximum diode commutation speed	di _F /dt	900	A/μs
Operating junction and storage temperature	T _j , T _{stg}	-55...+150	°C

 1) Limited by T_{j,max}. Maximum Duty Cycle D = 0.50;

 2) Pulse width t_p limited by T_{i,max}

3) Identical low side and high side switch with identical RG

Thermal Resistance

Parameter	Symbol	Value			Unit	Test Condition
		min.	typ.	max.		
Thermal resistance, junction – case	R _{thJC}	-	0.13	0.18	°C/W	
Thermal resistance, junction – ambient	R _{thJA}	-	-	45	°C/W	

Electrical Characteristic (at T_j = 25 °C, unless otherwise specified)

Parameter	Symbol	Value			Unit	Test Condition
		min.	typ.	max.		

Static Characteristic

Drain-source breakdown voltage	BV _{DSS}	650	-	-	V	V _{GS} =0V, I _D =250μA
Gate threshold voltage	V _{GS(th)}	2.9	-	4.9	V	V _{DS} =V _{GS} , I _D =250μA
Zero gate voltage drain current	I _{DSS}	-	-	10	μA	V _{DS} =650V, V _{GS} =0V
		-	1000	-		T _j =25°C
Gate-source leakage current	I _{GSS}	-	-	±100	nA	V _{GS} =±30V, V _{DS} =0V
Drain-source on-state resistance	R _{DS(on)}	-	42	51	mΩ	V _{GS} =10V, I _D =35A,
		-	110	-		T _j =25°C
Transconductance	G _f	-	44	-	S	V _{DS} =20V, I _D =35A

Dynamic Characteristic

Input Capacitance	C _{iss}		6470		pF	V _{GS} =0V, V _{DS} =100V, f=1MHz
Output Capacitance	C _{oss}		240			
Reverse Transfer Capacitance	C _{rss}		2.4			
Gate Total Charge	Q _G		176		nC	V _{GS} =10V, V _{DS} =480V, I _D =35A
Gate-Source charge	Q _{gs}		57			
Gate plateau voltage	Q _{gd}		91			
Gate-Drain charge	V _{plateau}	-	8	-		
Turn-on delay time	t _{d(on)}	-	31	-		
Rise time	t _r	-	14	-		
Turn-off delay time	t _{d(off)}	-	63	-	ns	V _{GS} =10V, I _D =35A, V _{DS} =400V, R _g =1.8Ω
Fall time	t _f	-	9	-		
Gate resistance	R _G		1			



华润微电子(重庆)有限公司

CRJQ41N65GCFQ

SJMOS N-MOSFET 650V, 42mΩ, 70A

Body Diode Characteristic

Parameter	Symbol	Value			Unit	Test Condition
		min.	typ.	max.		
Body Diode Forward Voltage	V _{SD}	0.7	0.9	1.2	V	V _{GS} =0V, I _{SD} =35A
Body Diode Reverse Recovery Time	t _{rr}		176		ns	
Body Diode Reverse Recovery Charge	Q _{rr}		1.2		uC	I _{sd} =35A dI/dt=100A/us, V _{ds} =400V
Body Diode Reverse Recovery Peak Current	I _{rrm}		12		A	

Typical Performance Characteristics

Fig 1. Output Characteristics ($T_j=25^\circ\text{C}$)




Fig 2. Output Characteristics ($T_j=150^\circ\text{C}$)




Fig 3: Transfer Characteristics




Fig 4: V_{TH} Vs T_j Temperature Characteristics




Fig 5: $R_{DS(on)}$ Vs I_D Characteristics ($T_j=25^\circ\text{C}$)




Fig 6: $R_{DS(on)}$ vs. Temperature












Fig 7: BV_{DSS} vs. Temperature

Fig 8: R_{DS(on)} vs Gate Voltage

Fig 9: Body-diode Forward Characteristics

Fig 10: Gate Charge Characteristics

Fig 11: Capacitance Characteristics

Fig 12: Safe Operating Area


Fig 13: Max. Transient Thermal Impedance




Test Circuit & Waveform


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



Package Outline: TO-247-3L



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.70	5.30	0.185	0.209
A1	2.20	2.60	0.087	0.102
A2	1.50	2.49	0.059	0.098
b	1.04	1.33	0.041	0.052
b2	1.90	2.41	0.075	0.095
b4	2.87	3.43	0.113	0.135
c	0.55	0.70	0.022	0.028
D	20.70	21.30	0.815	0.839
D1	16.25	17.65	0.640	0.695
D2	0.51	1.40	0.020	0.055
e	5.44 BSC.		0.214 BSC.	
E	15.50	16.30	0.610	0.642
E1	13.08	14.16	0.515	0.557
E2	3.80	5.49	0.150	0.216
E3	1.00	2.75	0.039	0.108
L	19.72	20.32	0.776	0.800
L1	3.85	4.50	0.152	0.177
Q	5.25	6.25	0.207	0.246
P	3.50	3.70	0.138	0.146
S	6.04	6.30	0.238	0.248

Marking



NOTE:
NXBAAAAY
X —Assembly location code
BB —Fab code
AAAA —Lot code
Y —Bin code

Revision History

Revison	Date	Major changes
1.0	2023-3-3	First version

Disclaimer

CRM reserves the right to change any product or information in this Specification at any time without prior notice.

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics .The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

The product is not intended for use in applications that require extraordinary levels of quality and reliability, such as aviation/aerospace and life-support devices or systems.

Any and all semiconductor products have certain probability to fail or malfunction, which may result in personal injury, death or property damage. Customer are solely responsible for providing adequate safe measures when design their systems.