


### Description

#### Features



- 100V, -30A
- $R_{DS(ON)}$  Typ = 35.3mΩ @  $V_{GS} = -10V$
- $R_{DS(ON)}$  Typ = 42.2mΩ @  $V_{GS} = -4.5V$
- Advanced Split Gate Trench Technology
- Excellent  $R_{DS(ON)}$  and Low Gate Charge
- 100% UIS TESTED!
- 100%  $\Delta V_{ds}$  TESTED!



Schematic Diagram

#### Application

- Load Switch
- PWM Application
- Power Management



Marking and Pin Assignment

#### Package Marking and Ordering Information

Device	Marking	Package	Outline	Reel Size	Reel (pcs)	Per Carton (pcs)
CRMQEL1050A	CRMQEL1050A	PDFN3.3x3.3-8L	TAPING	13"	5000	60000

#### Absolute Maximum Ratings (@ $T_J = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Value	Units
$V_{DS}$	Drain-to-Source Voltage	-100	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$I_D$	Continuous Drain Current	$T_C = 25^\circ C$	-30
		$T_C = 100^\circ C$	-18
$I_{DM}$	Pulsed Drain Current <sup>(1)</sup>	-120	A
$E_{AS}$	Single Pulsed Avalanche Energy <sup>(2)</sup>	100	mJ
$P_D$	Power Dissipation	$T_C = 25^\circ C$	71
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.76	$^\circ C/W$
$T_J, T_{STG}$	Junction & Storage Temperature Range	-55 to 150	$^\circ C$

### Electrical Characteristics (T<sub>J</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Off Characteristics</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> = -250μA, V <sub>GS</sub> = 0V	-100	-	-	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -80V, V <sub>GS</sub> = 0V	-	-	-1.0	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V	-	-	±100	nA
<b>On Characteristics</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-1.4	-2.0	-2.6	V
R <sub>DS(ON)</sub>	Static Drain-Source ON-Resistance <sup>(3)</sup>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -12A	-	35.3	46	mΩ
		V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -8A	-	42.2	55	mΩ
<b>Dynamic Characteristics</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -50V, f = 1MHz	-	1230	-	pF
C <sub>oss</sub>	Output Capacitance		-	246	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	15	-	pF
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> = 0 to -10V V <sub>DS</sub> = -50V, I <sub>D</sub> = -15A	-	19	-	nC
Q <sub>gs</sub>	Gate Source Charge		-	7	-	nC
Q <sub>gd</sub>	Gate Drain("Miller") Charge		-	4	-	nC
<b>Switching Characteristics</b>						
t <sub>d(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> = -10V, V <sub>DD</sub> = -50V I <sub>D</sub> = -15A, R <sub>GEN</sub> = 6Ω	-	12	-	ns
t <sub>r</sub>	Turn-On Rise Time		-	55	-	ns
t <sub>d(off)</sub>	Turn-Off DelayTime		-	40	-	ns
t <sub>f</sub>	Turn-Off Fall Time		-	75	-	ns
<b>Drain-Source Diode Characteristics and Max Ratings</b>						
I <sub>S</sub>	Maximum Continuous Drain to Source Diode Forward Current		-	-	-30	A
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	-120	A
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = -12A	-	-	-1.2	V
trr	Body Diode Reverse Recovery Time	I <sub>F</sub> = -15A, di/dt = 100A/us	-	50	-	ns
Qrr	Body Diode Reverse Recovery Charge		-	125	-	nC

- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
  2. E<sub>AS</sub> condition: Starting T<sub>J</sub>=25°C, V<sub>DD</sub>=-50V, V<sub>G</sub>=-10V, R<sub>G</sub>=25ohm, L=0.5mH, I<sub>AS</sub>=-20A
  3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 0.5%.

**Typical Performance Characteristics**

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics






Figure 6: Capacitance Characteristics




**Typical Performance Characteristics**


**Figure 7: Normalized Breakdown voltage vs. Junction Temperature**




**Figure 8: Normalized on Resistance vs. Junction Temperature**




**Figure 9: Maximum Safe Operating Area**




**Figure 10: Maximum Continuous Drain Current vs. Case Temperature**





**Figure 11: Normalized Maximum Transient Thermal Impedance**





**Figure 12: Peak Current Capacity**





**Test Circuit**





**Figure 1: Gate Charge Test Circuit & Waveform**



**Figure 2: Resistive Switching Test Circuit & Waveform**




**Figure 3: Unclamped Inductive Switching Test Circuit & Waveform**



**Figure 4: Diode Recovery Test Circuit & Waveform**

### Package Mechanical Data(PDFN3.3x3.3-8L)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.75	0.78	0.81
* b	0.297	0.3	0.35
c	—	0.152	—
* D	0.00	0.05	0.1
D1	3.12	3.15	3.18
* D2	—	2.35	—
* E	3.2	3.3	3.4
E1	3.09	3.12	3.15
E2	—	1.75	—
E3	—	0.575	—
* E4	—	0.4	—
R	—	0.15	—
* e	0.65BSC		
a1°	—	12°	—

### Important Notice

The information presented in datasheets is for reference only. CRM reserves the right to make changes at any time to any products or information herein, without notice.

Customers are responsible for the design and applications, including compliance with all laws, regulations and safety requirements or standards.

“Typical” parameters which provided in datasheets can vary in different applications and actual performance may vary over time. Customers are responsible for doing all necessary testing to minimize the risks associated with their applications and products.



is a registered trademark of Wuxi CRM Microelectronics Co. , Ltd.

Copyright ©2023 CRM Microelectronics Co. , Ltd. All rights reserved.

### Contact information

For more information, please visit: <http://www.crm-semi.tech>

For sales information, please send an email to: [sales@crm-semi.com](mailto:sales@crm-semi.com)