



CRT Video Display Attributes Controller Video Generator VDAC™

FEATURES PIN CONFIGURATION VIDEO 1 🗆 28 RETBL On chip character generator (mask programmable) 128 Characters (alphanumeric and graphic) LD/SH 2 [27 CURSOR 7 x 11 Dot matrix block VDC 3 □ ☐ 26 MSØ On chip video shift register ΑØ 4 F ☐ 25 MS1 Maximum shift register frequency 25 MHz ☐ 24 BLINK ☐ ROM Access time 310 ns 6 [A2 23 V SYNC ☐ On chip horizontal and vertical retrace video blanking 7 🗆 ☐ 22 CHABL A3 ☐ No descender circuitry required A4 8 🗀 ☐ 21 REVID ☐ Four modes of operation (intermixable) A5 9 🗔 ☐ 20 UNDLN Internal character generator (ROM) Wide graphics A6 10 [🗆 19 STKRU Thin graphics 7 18 ATTBE A7 11 T External inputs (fonts/dot graphics) Vcc 12 [☐ 17 GND On chip attribute logic — character, field R2 13 [] 16 RØ Reverse video R3 14 C ☐ 15 R1 Character blank Character blink Underline Strike-thru ☐ On chip cursor On chip address buffer ☐ Programmable character blink rate On chip attribute buffer ☐ Programmable cursor blink rate ☐ +5 volt operation ☐ Subscriptable ☐ TTL compatible

General Description

The SMC CRT 8002H Video Display Attributes Controller (VDAC) is an n-channel COPLAMOS® MOS/LSI device. It contains a 7X11X128 character generator ROM, a wide graphics mode, a thin graphics mode, an external input mode, character address/data latch, field and/or character attribute logic, attribute latch, four cursor modes, two programmable blink rates, and a high speed video shift register. The CRT 8002H VDAC is a companion chip to SMC's CRT 5027/37 VTAC®. Together these two chips comprise the circuitry required for the display portion of a CRT video terminal.

☐ Expandable character set

Alphanumeric and graphic RAM, ROM, and PROM

External fonts

The CRT 8002H video output may be connected directly to a CRT monitor video input. The CRT 5027/37 blanking output can be connected directly to the CRT 8002H retrace blank input to provide both horizontal and vertical retrace blanking of the video output.

The CRT 8002H attributes include: reverse video, character blank, blink, underline, and strike-thru. The character blink rate is mask programmable from 7.5 Hz to 1.0 Hz and has a duty cycle of 75/25. The underline

and strike-thru are similar but independently controlled functions and can be mask programmed to any number of raster lines at any position in the character block. These attributes are available in all modes.

☐ N-channel COPLAMOS® Titanium

☐ Compatible with CRT 5027/37 VTAC®

Disilicide Process

In the wide graphic mode the CRT 8002H produces a graphic entity the size of the character block. The graphic entity contains 8 parts, each of which is associated with one bit of a graphic byte, thereby providing for 256 unique graphic symbols. Thus, the CRT 8002H can produce either an alphanumeric symbol or a graphic entity depending on the mode selected. The mode can be changed on a per character basis.

The thin graphic mode enables the user to create single line drawings and forms.

The external mode enables the user to extend the onchip ROM character set and/or the on-chip graphics capabilities by inserting external symbols. These external symbols can come from either RAM, ROM or PROM.

MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	−55°C to +150°C
Lead Temperature (soldering, 10 sec.)	
Positive Voltage on any Pin, with respect to ground	V0.8+
Negative Voltage on any Pin, with respect to ground	0.3V


^{*}Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

ELECTRICAL CHARACTERISTICS (T_A=0°C to 70°C, V_{CC}=+5V±5%, unless otherwise noted)

Parameter	Min.	Тур.	Max.	Unit	Comments
D.C. CHARACTERISTICS					
INPUT VOLTAGE LEVELS Low-level, V _{IL} High-level, V _{IH}	2.0		0.8	V	excluding VDC excluding VDC
INPUT VOLTAGE LEVELS-CLOCK Low-level, V _{IL} High-level, V _{IH}	4.3		0.8	V	See Figure 6
OUTPUT VOLTAGE LEVELS Low-level, V _{OL} High-level, V _{OH}	2.4		0.4	V	I _{OL} =0.4 mA, 74LSXX load I _{OH} =-20 _µ A
INPUT CURRENT Leakage, I⊾ (Except CLOCK) Leakage, I⊾ (CLOCK Only)			10 50	μA μA	0≤V _{IN} ≤V _{CC} 0≤V _{IN} ≤V _{CC}
INPUT CAPACITANCE Data LD/SH CLOCK		10 20 25		pF pF pF	@ 1 MHz @ 1 MHz @ 1 MHz
POWER SUPPLY CURRENT Icc		100		mA	
A.C. CHARACTERISTICS See Figure 6, 7					
			1	l	1

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
VDC	Video Dot Clock Frequency	1.0	25	MHz
PW _H	VDC—High Time	11.0		ns
PWL	VDC—Low Time	11.0		ns
toy	LD/SH cycle time	310		ns
tr, tr	Rise, fall time		9	ns
t _{SET-UP}	Input set-up time	≥0		ns
thord	Input hold time	15		ns
t _{PDI} , t _{PDO}	Output propagation delay	15	27	ns
t ₁	LD/SH set-up time	5		ns
t ₂	LD/SH hold time	. 5		ns





DESCRIPTION OF PIN FUNCTIONS

PIN NO.	SYMBOL	NAME	INPUT/ OUTPUT	FUNCTION
1	VIDEO	Video Output	0	The video output contains the dot stream for the selected row of the alpha-
		,		numeric, wide graphic, thin graphic, or external character after processing by the attribute logic, and the retrace blank and cursor inputs.
		·		In the alphanumeric mode, the characters are ROM programmed into the
				77 dots, (7X11) allocated for each of the 128 characters. See figure 5. The top row (RØ) and rows R12 to R15 are normally all zeros as is column C7. Thus, the
				character is defined in the box bounded by R1 to R11 and CØ to C6. When a row
				of the ROM, via the attribute logic, is parallel loaded into the 8-bit shift-register, the first bit serially shifted out is C7 (A zero; or a one in REVID). It is followed
				by C6, C5, through CØ.
				The timing of the Load/Shift pulse will determine the number of additional (— –, zero to N) backfill zeros (or ones if in REVID) shifted out. See figure 4.
				When the next Load/Shift pulse appears the next character's row of the ROM,
				via the attribute logic, is parallel loaded into the shift register and the cycle repeats.
2	LD/SH	Load/Shift	1	The 8 bit shift-register parallel-in load or serial-out shift modes are established
				by the Load/Shift input. When low, this input enables the shift register for serial shifting with each Video Dot Clock pulse. When high, the shift register
				parallel (broadside) data inputs are enabled and synchronous loading occurs
				on the next Video Dot Clock pulse. During parallel loading, serial data flow is inhibited. The Address/Data inputs (AØ-A7) are latched on the negative
				transition of the Load/Shift input. See timing diagram, figure 7.
3	VDC	Video Dot Clock	1 !	Frequency at which video is shifted.
4-11	AØ-A7	Address/Data	'	In the Alphanumeric Mode the 7 bits on inputs (A \emptyset -A6) are internally decoded to address one of the 128 available characters (A7 = X). In the External Mode,
			1	AØ-A7 is used to insert an 8 bit word from a user defined external ROM, PROM
				or RAM into the on-chip Attribute logic. In the wide Graphic Modes AØ-A7 is used to define one of 256 graphic entities. In the thin Graphic Mode AØ-A2 is
12	Vcc	Dawer Cumply	PS	used to define the 3 line segments.
	N 2,R3,R1,RØ	Power Supply Row Address	I	+5 volt power supply These 4 binary inputs define the row address in the current character block.
17	GND	Ground	GND	Ground
18	ATTBE	Attribute Enable	1	A positive level on this input enables data from the Reverse Video, Character Blank, Underline, Strike-Thru, Blink, Mode Select Ø, and Mode Select 1 inputs
				to be stroped into the on-chip attribute latch at the negative transition of
		-		the Load/Shift pulse. The latch loading is disabled when this input is low. The latched attributes will remain fixed until this input becomes high again.
				To facilitate attribute latching on a character by character basis, tie ATTBE
19	STKRU	Strike-Thru	1	high. See timing diagram, figure 7. When this input is high and RETBL=0, the parallel inputs to the shift register
	0111110	ounto mila	'	are forced high (SRØ-SR7), providing a solid line segment throughout the character block. The operation of strike-thru is modified by Reverse Video
				character block. The operation of strike-thru is modified by Reverse Video (see table 1). In addition, an on-chip ROM programmable decoder is available
		-		to decode the line count on which strike-thru is to be placed as well as to
				program the strike-thru to be 1 to N raster lines high. Actually, the strike-thru decoder (mask programmable) logic allows the strike-thru to be any number
		1		or arrangement of horizontal lines in the character block. The standard strike- thru will be a double line on rows R5 and R6.
20	UNDLN	Underline	1 1	When this input is high and RETBL=0, the parallel inputs to the shift register
				are forced high (SRØ-SR7), providing a solid line segment throughout the character block. The operation of underline is modified by Reverse Video
				(see table 1). In addition, an on-chip ROM programmable decoder is available
				to decode the line count on which underline is to be placed as well as to program the underline to be 1 to N raster lines high. Actually, the underline
				decoder (mask programmable) logic allows the underline to be any number
		1		or arrangement of horizontal lines in the character block. The standard under- line will be a single line on R11.
21	REVID	Reverse Video	1	When this input is low and RETBL = 0, data into the Attribute Logic is presented
				directly to the shift register parallel inputs. When reverse video is high data into the Attribute Logic is inverted and then presented to the shift register
	-			parallel inputs. This operation reverses the data and field video. See table 1.
22	CHABL	Character Blank	1	When this input is high, the parallel inputs to the shift register are all set low, providing a blank character line segment. Character blank will override blink.
				The operation of Character Blank is modified by the Reverse Video input.
23	V SYNC	V SYNC	i	See table 1. This input is used as the clock input for the two on-chip mask programmable
		, 5	•	blink rate dividers. The cursor blink rate (50/50 duty cycle) will be twice the
				character blink rate (75/25 duty cycle). The divisors can be programmed from \div 4 to \div 30 for the cursor (\div 8 to \div 60 for the character).
24	BLINK	Blink	1	When this input is high and RETBL = 0 and CHABL = 0, the character will blink
				at the programmed character blink rate, Blinking is accomplished by blanking the character block with the internal Character Blink clock. The standard
	*			character blink rate is 1.875 Hz.
25 26	MS1 MSØ	Mode Select 1 Mode Select Ø		These 2 inputs define the four modes of operation of the CRT 8002 as follows: Alphanumeric Mode — In this mode addresses AØ-A6 (A7 = X) are in-
	' - '	MSØ MODE	<u> </u>	ternally decoded to address 1 of the 128 available ROM characters. The addressed character along with the decoded row will define a 7 bit output
	1	1 Alphanum		from the ROM to be loaded into the shift register via the attribute logic.
	1	0 Thin Graph		Thin Graphics Mode — In this mode AØ-A2 (A3-A7=X) will be loaded
	0	1 External M		into the thin graphic logic along with the row addresses. This logic will define the segments of a graphic entity as defined in figure 2. The top of
	0	0 Wide Grap	nics	the entity will begin on row 0000 and will end on a mask programmable row.

DESCRIPTION OF PIN FUNCTIONS

			LOCITI	TION OF THE CHOTIONS
PIN NO.	SYMBOL	NAME	INPUT/ OUTPUT	FUNCTION
25 26 (cont.)	26 cont.)			External Mode — In this mode the inputs AØ-A7 go directly from the character latch into the shift register via the attribute logic. Thus the user may define external character fonts or graphic entities in an external PROM, ROM or RAM. See figure 3. Wide Graphics Mode — In this mode the inputs AØ-A7 will define a graphic entity as described in figure 1. Each line of the graphic entity is determined by the wide graphic logic in conjunction with the row inputs RØ to R3. In this mode each segment of the entity is defined by one of the bits of the 8 bit word. Therefore, the 8 bits can define any 1 of the 256 possible graphic entities. These entities can butt up against each other to form a contiguous pattern or can be interspaced with alphanumeric characters. Each of the entities occupies the space of 1 character block and thus requires 1 byte of memory. These 4 modes can be intermixed on a per character basis.
27	CURSOR	Cursor	I	When this input is enabled 1 of the 4 pre-programmed cursor modes will be activated. The cursor mode is on-chip mask programmable. The standard cursor will be a blinking (at 3.75 Hz) reverse video block. The 4 cursor modes are: Underline—In this mode an underline (1 to N raster lines) at the programmed underline position occurs. Blinking Underline—In this mode the underline blinks at the cursor rate. Reverse Video Block—In this mode the Character Block is set to reverse video. Blinking Reverse Video Block—In this mode the Character Block is set to reverse video at the cursor blink rate. The Character Block will alternate between normal video and reverse video. The cursor functions are listed in table 1.
28	RETBL	Retrace Blank	I	When this input is latched high, the shift register parallel inputs are unconditionally cleared to all zeros and loaded into the shift register on the next Load/Shift pulse. This blanks the video, independent of all attributes, during horizontal and vertical retrace time.

		1	ABLE 1		
CURSOR	RETBL	REVID	CHABL	UNDLN*	FUNCTION
X 0 0	1 0 0	X 0 0	X 0 0	X 0 1	"0" S.R. All D (Ş.R.) All "1" (S.R.)* D (S.R.) All others
0 0 0	0 0 0	0 1 1	1 0 0	X 0 1	"0" (S.R.) All D (S.R.) All "0" (S.R.) All "0" (S.R.)*
0	0	1	1	×	"1" (S.R.) All
Underline*	0	0	0	Х	"1" (S.R.)*
Underline*	0	0	1	x	D (S.R.) All others "1" (S.R.)* "0" (S.R.) All others
Underline*	0	1	0	X	" <u>o</u> " (S.R.)*
Underline*	0	1	1	x	D (S.R.) All others "0" (S.R.)* "1" (S.R.) All others
Blinking** Underline*	0	0	0	Х	"1" (S.R.)* Blinking
Blinking** Underline*	0	0	1	×	D (S.R.) All others "1" (S.R.)* Blinking "0" (S.R.) All others
Blinking** Underline*	0	1	0	X	"0" (S.R.)* Blinking
Blinking** Underline*	0	1	1	x	D (S.R.) All others "0" (S.R.)* Blinking "1" (S.R.) All others
REVID Block REVID Block	0	0 0	0	0 1	D (S.R.) All "0" (S.R.)* D (S.R.) All others
REVID Block REVID Block	0	0	1 0	X 1	"1" (S.R.) All "0" (S.R.)* D (S.R.) All others
REVID Block REVID Block	0	1 1	0	0 1	D (S.R.) All "1" (S.R.)* D (S.R.) All others
REVID Block	0	1	1	X	"0" (S.R.) All
Blink** REVID Block	0 0 0 0 0	0 0 0 1 1 1	0 0 1 0 0	0 1 X 0 1 X	Alternate Normal Video/REVID At Cursor Blink Rate
*At Selected Row Decod Note: If Character is Blir			rsor will chai 251	nge it to Curs	oor Blink Rate.

ROM CHARACTER BLOCK FORMAT

											ROWS	R3	R2	R1	RØ
(ALL ZEROS)——	0	0	0	0	0	0	0	0	_	_	RØ	0	0	0	0
	0	0	0	0	0	0	0	0	_	_	R1	0	0	0	1
	ο¦	0	0	0	0	0	0	0	_	_	R2	0	0	1	0
	0	0	0	0	0	0	0	0	_	_	R3	0	0	1	1
	ο¦	0	0	0	0	0	0	0	_	_	R4	0	1	0	0
	0	0	0	0	0	0	0	0	_	_	R5	0	1	0	1
77 BITS	ο¦	0	0	0	0	0	0	0	-	_	R6	0	1	1	0
(7 x 11 ROM)	0	0	0	0	0	0	0	0	_	_	R7	0	1	1	1
	0	0	0	0	0	0	0	0	-	_	R8	1	0	0	0
	0	0	0	0	0	0	0	0	_	_	R9	1	0	0	1
	0	0	0	0	0	0	0	0	_	_	R1Ø	1	0	1	0
	0	0	0	0	0	0	0	0	_	_	R11	1	0	1	1
Š	0	0	0	_0_	_ <u>o</u>	0	0	0	' —	_	R12	1	1	0	0
(111 ======)	0	0	0	0	0	0	0	0	_	_	R13	1	1	0	1
(ALL ZEROS)	0	0	0	0	0	0	0	0	_	_	R14	1	1	1	0
Ĺ	0	0	0	0	0	0	0	0	_	_	R15	1	1	1	1

*COLUMN 7 IS ALL ZEROS (REVID = 0) COLUMN 7 IS SHIFTED OUT FIRST

*C7 C6 C5 C4 C3 C2 C1 CØ





EXTENDED ZEROS (BACK FILL) FOR INTERCHARACTER SPAC-ING (NUMBER CONTROLLED BY LD/SH, VDC TIMING)


A3	AØ	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
46A4		C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0	C6C0
000	R1					######################################	0000000		######################################								
001	R1		0000000 0000000 0000000 000000 000000 0000			### OCC CONTROL CONTRO			######################################				0000000 0000000 0000000 0000000 0000000				
010	R1	0000000 0000000 0000000 0000000 0000000						D000000 000000 000000		DECCUSO DEC			5000000 0000000 0000000 0000000 0000000 0000	D000000 D000000 D000000 D000000 D000000 D000000		0000000	
011	R1				000000				0000000								
100	R1						9000000 900000 900000	0000000 0000000 0000000 000000 000000 0000			0000000			0000000			
101	R1			000000					000000 000000 000000	0000000 000000 000000 0000000 0000000				0000000		0000000	000000
110	R1 R11												0000000	0000000			000000 000000 000000 000000
111	R1				0000000	00000	0000000				0000000 0000000 0000000			00000000	0000000	0000000	


CONSULT FACTORY FOR CUSTOM FONT AND OPTION PROGRAMMING FORMS.

FIGURE 1 **WIDE GRAPHICS MODE** MSØ=Ø MS1=Ø 5 BITS** N BITS** C7 C6 C5 C4 C3 C2 C1 CØ BF BF... ROW ADDRESS RØ 3 LINES Α7 A3 R1 **A3** 3 LINES A2 Α6 R2 3 LINES Α5 A1 R3 3 LINES Α4 ΑØ R4 A6 R5 R6 R7 **A5** R8 A7 A6 A5 A4 A3 A2 R9 *ON CHIP ROM PROGRAMMABLE TO 2, 3, OR 4 LINE MULTIPLES **CAN BE PROGRAMMED FROM 1 TO 7 BITS ***LENGTH DETERMINED BY LD/SH, VDC TIMING R1Ø ΑØ **R11** EXAMPLE: 10010110 R12 R13 NOTE: Unselected raster line rows. R14 are always filled with ones. R15 BF = back fill











ANDARD MICROSYSTEMS

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The summer of the su