

Features

- Uses CRM(CQ) advanced Trench MOS technology
- Extremely low on-resistance $R_{DS(on)}$
- Excellent $Q_g \times R_{DS(on)}$ product(FOM)
- Qualified according to JEDEC criteria
- AEC-Q101 Qualified


Applications

- Motor control and drive
- Battery management System
- UPS (Uninterruptible Power Supplies)


Product Summary

V_{DS}	40V
$R_{DS(on).typ}$	4.5mΩ
I_D	82A

100% DVDS Tested
100% Avalanche Tested



CRTM063N04LZ



Package Marking and Ordering Information

Part #	Marking	Package	Packing	Reel Size	Tape Width	Qty
CRTM063N04LZ	TM063N04LZ	DFN5X6	Reel	N/A	N/A	5000pcs

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Drain-source voltage	V_{DS}	40	V
Continuous drain current $T_C = 25^\circ\text{C}$ (Silicon limit) $T_C = 100^\circ\text{C}$ (Silicon limit)	I_D	82 58	A
Pulsed drain current ($T_C = 25^\circ\text{C}$, t_p limited by T_{jmax})	$I_{D \text{ pulse}}$	328	A
Avalanche energy, single pulse ($I_D = 33\text{A}$, $R_g = 25\Omega$) ^[1]	E_{AS}	269	mJ
Gate-Source voltage	V_{GS}	±20	V
Power dissipation ($T_C = 25^\circ\text{C}$)	P_{tot}	71	W
Operating junction and storage temperature	T_j, T_{stg}	-55...+175	°C
Soldering temperature, wave soldering only allowed at leads (1.6mm from case for 10s)	T_{sold}	260	°C

※. Notes:

1.EAS is tested at starting $T_j = 25^\circ\text{C}$, $L = 0.5\text{mH}$, $I_{AS} = 33\text{A}$, $V_{GS} = 10\text{V}$.

Thermal Resistance

Parameter	Symbol	Max	Unit
Thermal resistance, junction – case.	R_{thJC}	2.11	°C/W
Thermal resistance, junction – ambient(min. footprint)	R_{thJA}	47	

Electrical Characteristic (at $T_j = 25\text{ }^{\circ}\text{C}$, unless otherwise specified)

Parameter	Symbol	Value			Unit	Test Condition
		min.	typ.	max.		

Static Characteristic

Drain-source breakdown voltage	BV_{DSS}	40	-	-	V	$V_{GS}=0V, I_D=250\mu A$
		40	-	-	V	$V_{GS}=0V, I_D=1mA$
Gate threshold voltage	$V_{GS(th)}$	1.3	1.8	2.3	V	$V_{DS}=V_{GS}, I_D=250\mu A$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{DS}=40V, V_{GS}=0V$ $T_j=25^{\circ}\text{C}$
		-	-	100		$T_j=125^{\circ}\text{C}$
Gate-source leakage current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20V, V_{DS}=0V$
Drain-source on-state resistance	$R_{DS(on)}$	-	4.5	6.3	mΩ	$V_{GS}=10V, I_D=40A$ $T_j=25^{\circ}\text{C}$
		-	8.3	11		$T_j=175^{\circ}\text{C}$
		-	5.6	7.5		$V_{GS}=4.5V, I_D=30A$
Transconductance	g_{fs}	58	116	232	S	$V_{DS}=5V, I_D=40A$

Dynamic Characteristic

Input Capacitance	C_{iss}	1497	2245	3368	pF	$V_{GS}=0V, V_{DS}=20V,$ $f=1MHz$
Output Capacitance	C_{oss}	213	319	479		
Reverse Transfer Capacitance	C_{rss}	79	158	316		
Gate Total Charge	Q_G	31	47	70	nC	$V_{GS}=10V, V_{DS}=20V,$ $I_D=40A$
Gate-Source charge	Q_{gs}	6	8.9	13		
Gate-Drain charge	Q_{gd}	5	10	20		
Turn-on delay time	$t_{d(on)}$	5	10	20	ns	$V_{GS}=10V, V_{DD}=20V,$ $R_{G_ext}=2.7\Omega, I_D=40A$
Rise time	t_r	56	84	126		
Turn-off delay time	$t_{d(off)}$	24	36	54		
Fall time	t_f	71	106	159		
Gate resistance	R_G	0.2	1.6	8	Ω	$V_{GS}=0V, V_{DS}=0V,$ $f=1MHz$

Body Diode Characteristic

Parameter	Symbol	Value			Unit	Test Condition
		min.	typ.	max.		
Body Diode Forward Voltage	V_{SD}	-	0.8	1.3	V	$V_{GS}=0V, I_{SD}=40A$
Body Diode Forward Current	I_S	-	-	82	A	$T_C = 25^{\circ}C$
Body Diode Reverse Recovery Time	t_{rr}	9	18	36	ns	$I_F=40A,$ $dI/dt=100A/\mu s$
Body Diode Reverse Recovery Charge	Q_{rr}	5	10	20	nC	

Typical Performance Characteristics

Fig 1: Output Characteristics




Fig 2: Transfer Characteristics







Fig 3: $R_{DS(on)}$ vs Drain Current and Gate Voltage

Fig 4: $R_{DS(on)}$ vs Gate Voltage

Fig 5: $R_{DS(on)}$ vs. Temperature

Fig 6: $V_{GS(th)}$ vs. Temperature


Fig 7: BVdss vs. Temperature




Fig 8: Capacitance Characteristics




Fig 9: Gate Charge Characteristics




Fig 10: Body-diode Forward Characteristics




Fig 11: Power Dissipation




Fig 12: Drain Current Derating




Fig 13: Safe Operating Area







Fig 14: Max. Transient Thermal Impedance





Test Circuit & Waveform



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



Package Outline: DFN5X6



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.80	1.20	0.031	0.047
A1	0.00	0.05	0.000	0.002
b	0.30	0.51	0.012	0.020
c	0.15	0.35	0.006	0.014
D	4.80	5.40	0.189	0.213
e	1.27 BSC		0.050 BSC	
E	5.66	6.06	0.223	0.239
G	0.30	0.71	0.012	0.028
H	5.90	6.35	0.232	0.250
J	3.32	3.92	0.131	0.154
K	3.61	4.25	0.142	0.167
L1	0.05	0.25	0.002	0.010
L2	0.00	0.15	0.000	0.006
R	0.25 REF		0.010 REF	
θ	0°	12°	0°	12°

Marking**NOTE:**

NXBBAAAA-Y

N	—Wire Bond code
X	—Assembly location code
BB	—Fab code
AAAA	—Lot code
Y	—Bin code

Revision History

Revision	Date	Major changes
1.0	2023/6/15	Release of Preliminary version.

Disclaimer

CRM reserves the right to change any product or information in this Specification at any time without prior notice.

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

The product is not intended for use in applications that require extraordinary levels of quality and reliability, such as aviation/aerospace and life-support devices or systems.

Any and all semiconductor products have certain probability to fail or malfunction, which may result in personal injury, death or property damage. Customer are solely responsible for providing adequate safe measures when design their systems.