



Silicon N-Channel Power MOSFET



CS13N50 A8D

General Description:

CS13N50 A8D, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220AB, which accords with the RoHS standard.

Features:


- | Fast Switching
- | ESD Improved Capability
- | Low Gate Charge (Typical Data:40nC)
- | Low Reverse transfer capacitances(Typical:17pF)
- | 100% Single Pulse avalanche energy Test

Applications:

Power switch circuit of adaptor and charger.


V_{DSS}	500	V
I_D	13	A
P_D ($T_C=25^\circ\text{C}$)	125	W
$R_{DS(\text{ON})\text{Typ}}$	0.4	Ω

TO-220AB



1.Gate 2. Drain 3. Source

Inner Equivalent Principium Chart



Absolute ($T_C= 25^\circ\text{C}$ unless otherwise specified):

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	500	V
I_D	Continuous Drain Current	13	A
	Continuous Drain Current $T_C = 100^\circ\text{C}$	10	A
I_{DM}^{a1}	Pulsed Drain Current	52	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	900	mJ
E_{AR}^{a1}	Avalanche Energy ,Repetitive	80	mJ
I_{AR}^{a1}	Avalanche Current	4.0	A
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	125	W
	Derating Factor above 25°C	1	$\text{W}/^\circ\text{C}$
$V_{ESD(G-S)}$	Gate source ESD (HBM-C= 100pF, $R=1.5\text{k}\Omega$)	4000	V
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ\text{C}$
T_L	Maximum Temperature for Soldering	300	$^\circ\text{C}$

**Electrical Characteristics (Tc= 25°C unless otherwise specified):**

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	500	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	I _D =250uA, Reference 25°C	--	0.5	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 500V, V _{GS} = 0V, T _a = 25°C	--	--	1	μA
		V _{DS} = 400V, V _{GS} = 0V, T _a = 125°C	--	--	100	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} = +20V	--	--	10	μA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} = -20V	--	--	-10	μA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =6.5A	--	0.4	0.5	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0		4.0	V
Pulse width tp≤300μs, δ≤2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Trans conductance	V _{DS} =15V, I _D = 6.5A	--	13	--	S
C _{iss}	Input Capacitance		--	1560	--	pF
C _{oss}	Output Capacitance	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz	--	160	--	
C _{rss}	Reverse Transfer Capacitance		--	17	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D = 13A V _{DD} = 250V V _{GS} = 10V R _G = 4.7Ω	--	13	--	ns
tr	Rise Time		--	16	--	
t _{d(OFF)}	Turn-Off Delay Time		--	40	--	
t _f	Fall Time		--	17	--	
Q _g	Total Gate Charge	I _D = 13A V _{DD} = 250V V _{GS} = 10V	--	40	--	nC
Q _{gs}	Gate to Source Charge		--	8	--	
Q _{gd}	Gate to Drain ("Miller") Charge		--	16	--	

**Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I _S	Continuous Source Current (Body Diode)		--	--	13	A
I _{SM}	Maximum Pulsed Current (Body Diode)		--	--	52	A
V _{SD}	Diode Forward Voltage	I _S =13A, V _{GS} =0V	--	--	1.5	V
t _{rr}	Reverse Recovery Time	I _S =13A, T _j = 25°C dI _F /dt=100A/us, V _{GS} =0V	--	262	--	ns
Q _{rr}	Reverse Recovery Charge		--	1727	--	nC
Pulse width tp≤300μs, δ≤2%						

Symbol	Parameter	Typ.	Units
R _{θJC}	Junction-to-Case	1	°C/W
R _{θJA}	Junction-to-Ambient	100	°C/W

Gate-source Zener diode

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{GSO}	Gate-source breakdown voltage	I _{GS} = ±1mA(Open Drain)	30			V
The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.						

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: L=10.0mH, I_D=13.4A, Start T_j=25 °C

^{a3}: I_{SD}=13A,di/dt ≤100A/us,V_{DD}≤BV_{DS}, Start T_j=25 °C



Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance, Junction to Case




Figure 6 Maximum Peak Current Capability




Figure 7 Typical Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Gate Voltage and Drain Current




Figure 9 Typical Drain to Source ON Resistance vs Drain Current










Figure 10 Typical Drain to Source ON Resistance vs Junction Temperature



CS13N50 A8D



Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform





Figure 23. Unclamped Inductive Switching Test Circuit

Figure 24. Unclamped Inductive Switching Waveforms



Package Information



Items	Values(mm)	
	MIN	MAX
A	10.00	10.60
B	15.0	16.0
B1	8.90	9.50
C	4.30	4.80
C1	2.30	3.10
D	1.20	1.40
E	0.70	0.90
F	0.30	0.60
G	1.17	1.37
H	3.30	3.80
L	6.40	7.50
	6.70	7.90
	7.20	8.00
	7.50	8.60
	12.7	14.7
N	2.34	2.74
Q	2.40	3.00
Φ P	3.50	3.90

TO-220AB Package

**The name and content of poisonous and harmful material in products**

Part's Name	Hazardous Substance					
	Pb	Hg	Cd	Cr(VI)	PBB	PBDE
Limit	≤0.1%	≤0.1%	≤0.01%	≤0.1%	≤0.1%	≤0.1%
Lead Frame	○	○	○	○	○	○
Molding Compound	○	○	○	○	○	○
Chip	○	○	○	○	○	○
Wire Bonding	○	○	○	○	○	○
Solder	×	○	○	○	○	○
Note	<p>○: means the hazardous material is under the criterion of SJ/T11363-2006.</p> <p>×: means the hazardous material exceeds the criterion of SJ/T11363-2006.</p> <p>The plumbum element of solder exist in products presently, but within the allowed range of Eurogroup's RoHS.</p>					

Warnings

1. Exceeding the maximum ratings of the device in performance may cause damage to the device, even the permanent failure, which may affect the dependability of the machine. It is suggested to be used under 80 percent of the maximum ratings of the device.
2. When installing the heatsink, please pay attention to the torsional moment and the smoothness of the heatsink.
3. VDMOSFETs is the device which is sensitive to the static electricity, it is necessary to protect the device from being damaged by the static electricity when using it.
4. This publication is made by Huajing Microelectronics and subject to regular change without notice.

WUXI CHINA RESOURCES HUAJING MICROELECTRONICS CO., LTD.

Add: No.14 Liangxi RD. Wuxi, Jiangsu, China Mail:214061 <http://www.crhj.com.cn>
Tel: +86 0510-85807228 Fax: +86- 0510-85800864

Marketing Part: Post: 214061 Tel: +86 0510-81805277/81805336
Fax: +86 0510-85800360/85803016
E-mail: sales@hj.crmicro.com

Application and Service: Post: 214061 Tel / Fax: +86- 0510-81805243/81805110