

**CS1N65 B1****General Description:**

CS1N65 B1, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-92, which accords with the RoHS standard.

**Features:**

- l **Fast Switching**
- l **Low ON Resistance**( $R_{dson} \leq 9.5\Omega$ )
- l **Low Gate Charge** (Typical Data:5.3nC)
- l **Low Reverse transfer capacitances**(Typical:2pF)
- l **100% Single Pulse avalanche energy Test**


**Applications:**

Power switch circuit of adaptor and charger.

**Absolute** ( $T_c = 25^\circ\text{C}$  unless otherwise specified):

Symbol	Parameter	Rating	Units
$V_{DSS}$	Drain-to-Source Voltage	650	V
$I_D$	Continuous Drain Current	1.5	A
	Continuous Drain Current $T_c = 100^\circ\text{C}$	0.85	A
$I_{DM}^{a1}$	Pulsed Drain Current	6.0	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 30$	V
$E_{AS}^{a2}$	Single Pulse Avalanche Energy	25	mJ
$E_{AR}^{a1}$	Avalanche Energy ,Repetitive	5	mJ
$I_{AR}^{a1}$	Avalanche Current	1	A
$dv/dt^{a3}$	Peak Diode Recovery $dv/dt$	5.0	V/ns
$P_D$	Power Dissipation	3	W
	Derating Factor above $25^\circ\text{C}$	0.024	W/ $^\circ\text{C}$
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ\text{C}$
$T_L$	Maximum Temperature for Soldering	300	$^\circ\text{C}$

$V_{DSS}$	650	V
$I_D$	1.5	A
$P_D (T_c=25^\circ\text{C})$	3	W
$R_{DS(ON)Typ}$	8.5	$\Omega$



**Electrical Characteristics** (Tc= 25°C unless otherwise specified):

<b>OFF Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V <sub>DSS</sub>	Drain to Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	650	--	--	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Bvdss Temperature Coefficient	ID=250uA, Reference 25°C	--	0.71	--	V/°C
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>DS</sub> = 650V, V <sub>GS</sub> = 0V, T <sub>a</sub> = 25°C	--	--	1	μA
		V <sub>DS</sub> = 520V, V <sub>GS</sub> = 0V, T <sub>a</sub> = 125°C	--	--	100	
I <sub>GSS(F)</sub>	Gate to Source Forward Leakage	V <sub>GS</sub> = +30V	--	--	100	nA
I <sub>GSS(R)</sub>	Gate to Source Reverse Leakage	V <sub>GS</sub> = -30V	--	--	-100	nA

<b>ON Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R <sub>DS(ON)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =0.75A	--	8.5	9.5	Ω
V <sub>GS(TH)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0		4.0	V
Pulse width tp ≤ 300μs, δ ≤ 2%						

<b>Dynamic Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g <sub>fs</sub>	Forward Trans conductance	V <sub>DS</sub> =30V, I <sub>D</sub> =0.75A	--	1.0	--	S
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V V <sub>DS</sub> = 25V f = 1.0MHz	--	139	--	pF
C <sub>oss</sub>	Output Capacitance		--	17	--	
C <sub>rss</sub>	Reverse Transfer Capacitance		--	2	--	

<b>Resistive Switching Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t <sub>d(ON)</sub>	Turn-on Delay Time	I <sub>D</sub> = 1.5A V <sub>DD</sub> = 325V V <sub>GS</sub> = 10V R <sub>G</sub> = 4.7Ω	--	6	--	ns
t <sub>r</sub>	Rise Time		--	4.5	--	
t <sub>d(OFF)</sub>	Turn-Off Delay Time		--	27	--	
t <sub>f</sub>	Fall Time		--	16	--	
Q <sub>g</sub>	Total Gate Charge	I <sub>D</sub> = 1.5A V <sub>DD</sub> = 325V V <sub>GS</sub> = 10V	--	5.3		nC
Q <sub>gs</sub>	Gate to Source Charge		--	0.7		
Q <sub>gd</sub>	Gate to Drain ("Miller") Charge		--	2.6		

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$I_S$	Continuous Source Current (Body Diode)		--	--	1.5	A
$I_{SM}$	Maximum Pulsed Current (Body Diode)		--	--	6.0	A
$V_{SD}$	Diode Forward Voltage	$I_S=1.5A, V_{GS}=0V$	--	--	1.5	V
$t_{rr}$	Reverse Recovery Time	$I_S=1.5A, T_J = 25^\circ C$	--	65		ns
$Q_{rr}$	Reverse Recovery Charge	$dI_F/dt=100A/us, V_{GS}=0V$	--	101		nC
Pulse width $t_p \leq 300\mu s, \delta \leq 2\%$						

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	41.7	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	200	$^\circ C/W$

<sup>a1</sup>: Repetitive rating; pulse width limited by maximum junction temperature

<sup>a2</sup>:  $L=10.0mH, I_D=2.2A, Start T_J=25^\circ C$

<sup>a3</sup>:  $I_{SD} = 1.5A, di/dt \leq 100A/us, V_{DD} \leq BV_{DS}, Start T_J=25^\circ C$

Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance, Junction to Case




Figure 6 Maximum Peak Current Capability




Figure 7 Typical Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Gate Voltage and Drain Current




Figure 9 Typical Drain to Source ON Resistance vs Drain Current




Figure 10 Typical Drain to Source on Resistance vs Junction Temperature




Figure 11 Typical Threshold Voltage vs Junction Temperature




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage




Figure 14 Typical Gate Charge vs Gate to Source Voltage





Figure 15 Typical Body Diode Transfer Characteristics



**Test Circuit and Waveform**



Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform




Figure 23. Unclamped Inductive Switching Test Circuit





Figure 24. Unclamped Inductive Switching Waveforms




**Package Information:**



Items	Values(mm)	
	MIN	MAX
A	4.30	4.90
B	4.30	4.90
C	3.20	3.80
D	1.10	1.50
E	0.30	0.60
F	0.30	0.50
L	12.7	15.50
N	1.07	1.47

TO-92 Package



Symbol	Criterion (mm)	Comment
A1	4.6±0.3	
A	4.6±0.3	
d	0.5±0.1	
T	3.5±0.2	Typical
L1	2.5 (min)	
P	12.7±0.1	
P0	12.7±0.3	cumulative error ± 1.0/20 P0
P2	6.35±0.4	
F1,F2	2.5±0.3	
Δh,Δp	0±1.0	
W	18.0 <sup>+1.0</sup> <sub>-0.5</sub>	
W0	6.0±0.3	
W1	9.0±0.5	
W2	0.5MAX	
H	19.0±1.0	
H0	16.0±0.5	
H1	23.0≤H1≤32.25	
ΦD0	4.0±0.2	
t	0.6±0.2	Backing paper Thickness 0.4±0.02
H*	1.5-2.0	
L	11.0MAX	

