

# CS3301

# Low-noise, Programmable Gain, Differential Amplifier

### Features

- Signal Bandwidth: DC to 2 kHz
- Selectable Gain: x1, x2, x4, x8, x16, x32, x64
- Differential Inputs, Differential Outputs
  - Multiplexed inputs: INA, INB, 800 $\!\Omega$  termination
  - Rough / fine charge outputs for CS5371/72
  - Max signal amplitude: 5 V<sub>pp</sub> differential
  - Low input bias: 500 pA
- Outstanding Noise Performance
  - 0.20  $\mu$ V<sub>p-p</sub> between 0.1 Hz and 10 Hz
  - 8.5 nV/ $\sqrt[7]{Hz}$  from 0.1 Hz to 2 kHz
- Low Total Harmonic Distortion
  - -118 dB THD typical (0.000126%)
  - -112 dB THD maximum (0.000251%)
- Low Power Consumption
- Normal/LPWR/PWDN: 5.5 mA, 3.5 mA, 10  $\mu A$
- Single or Dual Power Supply Configurations
- VA+ = +5 V; VA- = 0 V; VD = +3.3 V to +5 V
- VA+ = +2.5 V;VA- = -2.5 V;VD = +3.3 V


### Description

The CS3301 is a low-noise differential input, differential output amplifier with programmable gain, optimized for amplifying signals from low-impedance sensors such as geophones. The gain settings are binary weighted (x1, x2, x4, x8, x16, x32, x64) and are selected using simple pin settings. Two sets of external inputs, INA and INB, simplify system design as inputs from a sensor and test DAC. An internal 800  $\Omega$  termination can also be selected for noise tests.

Amplifier noise performance is outstanding with a noise density of 8.5 nV/ $\sqrt{Hz}$  over the 0.1 Hz to 2 kHz bandwidth. Distortion performance is also extremely good, typically -118 dB THD. Flat noise down to 0.1 Hz and low total harmonic distortion make this amplifier ideal for low-frequency, low-amplitude, differential signals requiring maximum dynamic range.

#### ORDERING INFORMATION

See page 15.



# CS3301

### TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS	4
SPECIFIED OPERATING CONDITIONS	4
ABSOLUTE MAXIMUM RATINGS	4
THERMAL CHARACTERISTICS	5
ANALOG CHARACTERISTICS	5
DIGITAL CHARACTERISTICS	8
POWER SUPPLY CHARACTERISTICS	
2. GENERAL DESCRIPTION	
2.1. Analog Signals	10
2.2.1. Analog Inputs	10
2.3.2. Analog Outputs	10
2.4.3. Differential Signals	11
2.5. Digital Signals	11
2.6.1. Clock Input	11
2.7.2. Gain Selection	11
2.8.3. Mux Selection	11
2.9.4. Low Power Selection	11
2.10.5. Power Down Selection	11
2.11.Power Supplies	11
2.12.1. Analog Power Supplies	11
2.13.2. Digital Power Supplies	12
2.14.Connection Diagram	13
3. PIN DESCRIPTION	14
4. ORDERING INFORMATION	
5. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION	
6. PACKAGE DIMENSIONS	16



#### LIST OF FIGURES

Figure 1. CS3301 Noise Performance	
Figure 2. Digital Input Rise and Fall Times	
Figure 3. Multi-Channel System Architecture	 
Figure 4. CS3301 Amplifier Connections	
Figure 5. CS3301 Pin Assignments	
5	

#### LIST OF TABLES

Table 1.	Digital Selections for	or Gain and Input Mux	Control	 	8	3
Table 2.	Pin Descriptions			 		ŀ

#### **REVISION HISTORY**

Revision	Date	Changes
PP2	JUL 2003	Final preliminary release.
F1	AUG 2005	Updated legal notice. Added MSL data.
F2	SEP 2005	Updated anti-alias resistor values, relative gain accuracy, CS4373A part num- ber.
F3	DEC 2007	Added watermark to indicate device is not recommended for new designs.

#### **Contacting Cirrus Logic Support**

For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find one nearest you go to www.cirrus.com

#### IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORD PRODUCTS OR OTHER CRITI ICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIR-RUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUS-TOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING AT-TORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

### 1. CHARACTERISTICS AND SPECIFICATIONS

- Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions.
- Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and  $T_A = 25^{\circ}C$ .
- DGND = 0 V, all voltages with respect to 0 V.

### SPECIFIED OPERATING CONDITIONS

Parameter		Symbol	Min	Nom	Max	Unit
Unipolar Power Supplies						
Positive Analog		VA+	4.75	5.0	5.25	V
Negative Analog	(Note 1)	VA-	-0.25	0	0.25	V
Positive Digital	(Note 2)	VD	3.135	3.3	5.25	V
Bipolar Power Supplies						
Positive Analog		VA+	2.375	2.5	2.625	V
Negative Analog	(Note 1)	VA-	-2.625	-2.5	-2.375	V
Positive Digital	(Note 2)	VD	3.135	3.3	3.465	V
Thermal						
Ambient Operating Temperature	Industrial (-IS)	T <sub>A</sub>	-40	-	85	°C

Notes: 1. VA- must be the most negative voltage to avoid potential SCR latch-up conditions.

2. VD must conform to Digital Supply Differential under Absolute Maximum Ratings.

### ABSOLUTE MAXIMUM RATINGS

Paran	neter		Symbol	Min	Max	Parameter
DC Power Supplies	Positi	ve Analog	VA+	-0.3	6.8	V
	Negati	ve Analog	VA-	-6.8	0.3	V
		Digital	VD	-0.3	6.8	V
Analog Supply Differential	[(VA+) - (VA-)]		VA <sub>DIFF</sub>	-	6.8	V
Digital Supply Differential	[(VD) - (VA-)]		VD <sub>DIFF</sub>	-	6.8	V
Input Current, Any Pin Excer	ot Supplies	(Note 3)	I <sub>IN</sub>	-	<u>+</u> 10	mA
Input Current, Power Supplie	es	(Note 3)	I <sub>IN</sub>	-	<u>+</u> 50	mA
Output Current		(Note 3)	I <sub>OUT</sub>	-	<u>+</u> 25	mA
Power Dissipation			PDN	-	500	mW
Analog Input Voltages			V <sub>INA</sub>	(VA-)-0.5	(VA+)+0.5	V
Digital Input Voltages			V <sub>IND</sub>	-0.5	(VD)+0.5	V
Ambient Operating Temperat	ure (Power Applie	ed)	T <sub>A</sub>	-40	85	°C
Storage Temperature Range			T <sub>STG</sub>	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

Notes: 3. Transient currents up to 100 mA will not cause SCR latch-up.



### THERMAL CHARACTERISTICS


Parameter	Symbol	Min	Тур	Max	Unit
Allowable Junction Temperature		-		135	°C
Junction to Ambient Thermal Impedance	$\Theta_{JA}$	-	65	-	°C / W
Ambient Operating Temperature (Power Applied)	T <sub>A</sub>	-40		+85	<b>0</b> 0


### **ANALOG CHARACTERISTICS**


				CS3301		
Parameter		Symbol	Min	Тур	Max	Unit
Noise Performance, Normal	·					
Input Voltage Noise	$f_0 = 0.1 \text{ Hz to } 10 \text{ Hz}$	VN <sub>PP</sub>	-	0.20	0.40	μV <sub>p-p</sub>
Input Voltage Noise Density	$f_0 = 0.1 \text{ Hz to } 2 \text{ kHz}$	VND	-	8.5	12.0	$nV/\sqrt{Hz}$
Input Current Noise Density	(Note 4)	IND		200	-	$fA/\sqrt{Hz}$
Noise Performance, Low Powe	r (LPWR=1)					
Input Voltage Noise	$f_0 = 0.1 \text{ Hz to } 10 \text{ Hz}$	VN <sub>PP</sub>	- /	0.25	0.50	μV <sub>p-p</sub>
Input Voltage Noise Density	$f_0 = 0.1$ Hz to 2 kHz	VND		10.0	15.0	$nV/\sqrt{Hz}$
Input Current Noise Density	(Note 4)	IN <sub>D</sub>	-	100	-	$fA/\sqrt{Hz}$
Distortion Performance, Norma					•	
Total Harmonic Distortion	(Note 5, 6)	THD	-	-118	-112	dB
Linearity	(Note 5, 6)	LIN	-	0.000126	0.000251	%
Distortion Performance, Low P	ower (LPWR=1)					
Total Harmonic Distortion	(Note 5, 6)	THD	-	-118	-110	dB
Linearity	(Note 5, 6)	LIN	-	0.000126	0.000316	%

Notes: 4. Guaranteed by design and/or characterization.

- 5. Tested with a full scale input signal of 31.25 Hz.
- 6. Noise in the harmonic bins dominates THD and linearity measurements for x16, x32, x64 gains.









### **ANALOG CHARACTERISTICS (CONT.)**

				CS3301		
Parameter		Symbol	Min	Тур	Max	Unit
Gain						
Gain, Differential		GAIN	x1		x64	
Gain, Common Mode	(Note 7)	GAIN <sub>CM</sub>	-	x1	-	
Gain Accuracy, Absolute	(Note 8)	GAIN <sub>ABS</sub>	-	<u>+</u> 1	<u>+</u> 2	%
Gain Accuracy, Relative	(Note 9)	GAIN <sub>REL</sub>	-	<u>+</u> 0.2	<u>+</u> 0.5	%
Gain Drift	(Note 4, 10)	GAIN <sub>TC</sub>	-	5		ppm / ⁰C
Offset						
Offset Voltage, Input Referred	(Note 11)	OFST	-	<u>+</u> 5	<u>+</u> 15	μV
Offset After Calibration, Absolute	(Note 12)	OFST <sub>CAL</sub>	-	<u>+</u> 1	-	μV
Offset Calibration Range	(Note 13)	OFST <sub>RNG</sub>	- (	100	-	% F.S.
Offset Voltage Drift	(Note 4, 10)	OFST <sub>TC</sub>	-	0.1	-	μV / ºC

- 7. Common mode signals pass through the differential amplifier architecture.
- 8. Absolute gain accuracy tests the matching of x1 gain across multiple CS3301 devices.
- 9. Relative gain accuracy tests the tracking of x1,x2,x4,x16,x32,x64 gain relative to x8 gain on a single CS3301 device.
- 10. Specification is for the parameter over the specified temperature range and is for the CS3301 device only. It does not include the effects of external components.
- 11. Offset voltage is tested with the amplifier inputs connected to the internal  $800\Omega$  termination.
- 12. The absolute offset after calibration specification applies to the effective offset voltage of the CS3301 output when used with the CS5371/72 modulator and CS5376A digital filter, and is measured from the digitally calibrated output codes of the CS5376A.
- The CS3301 offset calibration is performed digitally with the CS5371/72 modulator and CS5376A digital filter and includes the full scale signal range. Calibration offsets of greater than <u>+</u> 5% of full scale will begin to subtract from system dynamic range.





### **ANALOG CHARACTERISTICS (CONT.)**

				CS3301		
Parameter		Symbol	Min	Тур	Max	Unit
Analog Input Characteristics						
Input Signal Frequencies		BW	DC	-	2000	Hz
Input Voltage Range (Signal + Vcm) (Note 14)	x1 x2 - x64	V <sub>IN</sub>	(VA-)+0.7 (VA-)+0.7	-	(VA+)-1.25 (VA+)-1.75	V
Full Scale Input, Differential	x1 x2 x4 x8 x16 x32 x64	V <sub>INFS</sub>			5 2.5 1.25 625 312.5 156.25 78.125	$V_{p-p}$ $V_{p-p}$ $V_{p-p}$ $mV_{p-p}$ $mV_{p-p}$ $mV_{p-p}$ $mV_{p-p}$
Input Impedance, Differential		ZINDIFF		1, 50	-	GΩ, pF
Input Impedance, Common Mode		Z <sub>INCM</sub>		1	-	MΩ
Input Bias Current		I <sub>IN</sub>	-	500	1200	рА
Crosstalk, Multiplexed Inputs	(Note 4)	ХТ	-	-130	-	dB
Common to Differential Mode Rejection	(Note 4, 15)	CDMR	90	100	-	dB
Analog Output Characteristics						
Full Scale Output, Differential		V <sub>OUT</sub>	-	-	5	V <sub>p-p</sub>
Output Voltage Range (Signal + Vcm)		V <sub>RNG</sub>	(VA-)+0.5	-	(VA+)-0.5	V
Output Impedance	(Note 16)	Z <sub>OUT</sub>	-	680	-	Ω
Output Impedance Drift	(Note 16)	Z <sub>TC</sub>	-	0.24	-	Ω/°C
Output Current		Ι <sub>ΟυΤ</sub>	-	-	3.33	mA
Load Capacitance		CL	-	-	100	nF

Notes: 14. No signals operating from external power supplies should be applied to pins of the device prior to its own supplies being established. Connecting any terminal to voltages greater than VA+ or less than VA-may cause destructive latch-up.

15. Ratio of common mode input amplitude vs. differential mode output amplitude for a perfectly matched common mode input signal. Characterized with a 50 Hz, 500 mV<sub>peak</sub> common mode sine wave applied to the analog inputs.

6. Output impedance characteristics are primarily determined by the integrated anti-alias resistors. Values are approximate and can vary up to +/- 10% depending on process parameters.

### **DIGITAL CHARACTERISTICS**

			CS3301				
Parameter		Symbol	Min	Тур	Max	Unit	
Digital Characteristics							
High Level Input Drive Voltage	(Note 17)	V <sub>IH</sub>	0.6*VD		VD	V	
Low Level Input Drive Voltage	(Note 17)	V <sub>IL</sub>	0.0	-	0.8	V	
Input Leakage Current		I <sub>IN</sub>	-	<u>+</u> 1	<u>+</u> 10	μA	
Digital Input Capacitance		C <sub>IN</sub>	-	9		pF	
Rise Times, Digital Inputs Except CLK		t <sub>RISE</sub>	-	-	100	ns	
Fall Times, Digital Inputs Except CLK		t <sub>FALL</sub>	-	-	100	ns	
Master Clock Specifications							
Master Clock Frequency	(Note 18)	f <sub>CLK</sub>	2.0	2.048	2.2	MHz	
Master Clock Duty Cycle		f <sub>DTY</sub>	40		60	%	
Master Clock Rise Time		t <sub>RISE</sub>	<u> </u>	-	25	ns	
Master Clock Fall Time		t <sub>FALL</sub>		-	25	ns	
Master Clock Jitter (In-Band or Aliased In-Band	(t	JTR <sub>IB</sub>	-	-	300	ps	
Master Clock Jitter (Out-of-Band)		JTR <sub>OB</sub>		-	1	ns	

Notes: 17. Device is intended to be driven with CMOS logic levels.

18. When CLK is tied to DGND, an internal oscillator provides a master clock at approximately 2 MHz. CLK should be driven for synchronous system operation.




Figure 2. Digital Input Rise and Fall Times

Input Selection	MUX1	MUX0
800 $\Omega$ termination	0	0
INA only	1	0
INB only	0	1
INA + INB	1	1

Gain Selection	GAIN2	GAIN1	GAIN0
x1	0	0	0
x2	0	0	1
x4	0	1	0
x8	0	1	1
x16	1	0	0
x32	1	0	1
x64	1	1	0
reserved	1	1	1

Table 1. Digital Selections for Gain and Input Mux Control



### **POWER SUPPLY CHARACTERISTICS**

			CS3301				
Parameter		Symbol	Min	Тур	Max	Unit	
Power Supply Current, Normal							
Analog Power Supply Current	(Note 19)	Ι <sub>Α</sub>	-	5.25	6.8	mA	
Digital Power Supply Current	(Note 19)	I <sub>D</sub>		0.2	0.25	mA	
Power Supply Current, Low Power (LP)	NR=1)						
Analog Power Supply Current	(Note 19)	I <sub>A</sub>	-	3.5	4.75	mA	
Digital Power Supply Current	(Note 19)	I <sub>D</sub>	-	0.2	0.25	mA	
Power Supply Current, Power Down (PWDN=1)							
Analog Power Supply Current	(Note 19)	IA	-	9	11	μΑ	
Digital Power Supply Current	(Note 19)	ID	-	2	8	μΑ	
Power Supply Rejection							
Power Supply Rejection Ratio	(Note 4, 20)	PSRR	95	120	-	dB	

Notes: 19. All outputs unloaded. Analog inputs connected to the internal 800  $\Omega$  termination. Digital inputs forced to VD or DGND respectively.

20. Power supply rejection characterized with a 50 Hz, 400 mVp-p sine wave applied separately to each supply.



### 2. GENERAL DESCRIPTION

The CS3301 is a low-noise chopper-stabilized CMOS differential input, differential output amplifier for precision analog signals between DC and 2 kHz. It has multiplexed inputs, rough/fine charge outputs, and programmable gains of x1, x2, x4, x8, x16, x32, and x64.

The amplifier's performance makes it ideal for low-frequency, high dynamic range applications requiring low distortion and minimal power consumption. It's optimized for use in acquisition systems designed around the CS5371/72 single/dual  $\Delta\Sigma$  modulators and the CS5376A quad digital filter. Figure 3 shows the system architecture of a 4channel acquisition system using four CS3301, two CS5372, one CS4373A, and one CS5376A.

#### 2.1 Analog Signals

#### 2.1.1 Analog Inputs

The amplifier analog inputs are designed for differential sensors. Input multiplexing simplifies system connections by providing separate inputs for a sensor and test DAC (INA, INB) as well as an internal termination for noise tests. The MUX0, MUX1 digital pins determine which multiplexed input is connected to the amplifier.

#### 2.1.2 Analog Outputs

The amplifier analog outputs are separated into rough charge / fine charge signals to easily connect to the CS5371/72 inputs. Each output also includes a series resistor, requiring only two differential capacitors to create the CS5371/72 input anti-alias filter.




Figure 3. Multi-Channel System Architecture



#### 2.1.3 Differential Signals

Analog signals into and out of the CS3301 are differential, consisting of two halves with equal but opposite magnitude varying about a common mode voltage.

A full scale 5 Vpp differential signal centered on a -0.15 V common mode can have:

SIG = -0.15 V + 1.25 V = 1.1 V

SIG- = -0.15 V - 1.25 V = -1.4 V

SIG+ is +2.5 V relative to SIG-

For the reverse case:

SIG + = -0.15 V - 1.25 V = -1.4 V

SIG = -0.15 V + 1.25 V = 1.1 V

SIG+ is -2.5 V relative to SIG-

The total swing for SIG+ relative to SIG- is  $(+2.5 \text{ V}) - (-2.5 \text{ V}) = 5 \text{ V}_{pp}$ . A similar calculation can be done for SIG- relative to SIG+. Note that a 5 V<sub>pp</sub> differential signal centered on a -0.15 V common mode voltage never exceeds 1.1 V and never drops below -1.4 V on either half of the signal.

By definition, differential voltages are to be measured with respect to the opposite half, not relative to ground. A multimeter differentially measuring between SIG+ and SIG- in the above example would properly read 1.767  $V_{rms}$ , or 5  $V_{pp}$ .

#### 2.2 Digital Signals

#### 2.2.1 Clock Input

The clock signal is used by the chopperstabilization circuitry of the amplifier analog inputs. The CLK pin can be driven by an external clock source for synchronous operation, or CLK can be grounded to run from its own internally generated clock signal. The CLK pin is connected to a clock detect circuit which will disable the internal clock and use an external clock if one is supplied. If the internal clock signal is to be used, the CLK pin should be connected to DGND.

#### 2.2.2 Gain Selection

The CS3301 supports gain ranges of x1, x2, x4, x8, x16, x32, and x64. They are selected using the GAIN0, GAIN1, and GAIN2 pins as shown in Table 1 on page 8.

#### 2.2.3 Mux Selection

The analog inputs to the amplifier are multiplexed, with external signals applied to the INA+, INA- or INB+, INB- pins. An internal termination is also available for noise tests. Input mux selection is made using the MUX0 and MUX1 pins as shown in Table 1 on page 8.

Although a mux selection is provided to enable the INA and INB switches simultaneously, significant current should not be driven through them in this mode. The CS3301 mux switches will maintain good linearity only with minimal signal currents.

#### 2.2.4 Low Power Selection

For applications where power is critical, a lowpower mode can be selected. This mode reduces amplifier power consumption at the expense of slightly degraded performance. Low power mode is selected using the LPWR pin, which is active high.

#### 2.2.5 Power Down Selection

A power-down mode is available to shut down the amplifier when not in use. When enabled, all internal circuitry is disabled, the analog inputs and outputs go high-impedance, and the device enters a micro-power state. Power down mode is selected using the PWDN pin, which is active high.

#### 2.3 Power Supplies

#### 2.3.1 Analog Power Supplies

The analog power pins of the CS3301 are to be supplied with a total of 5 V between VA+ and VA-. This voltage is typically from a bipolar  $\pm 2.5$  V power supply. When using bipolar power supplies, the analog signal common mode voltage should be biased to 0 V. The analog power supplies are rec-



ommended to be by passed to system ground using 0.1  $\mu F$  X7R type capacitors.

The VA- supply is connected to the CMOS substrate and as such must remain the most negative applied voltage to prevent potential latch-up conditions. Care should be taken to ensure analog input voltages do not drop more than -0.3 V below the VA- supply. Care should also be taken to establish the VA- supply before analog signals are applied to the device. It is recommended to clamp the VA- supply to system ground using a reversed biased Schottky diode to prevent possible latch-up conditions related to mismatched supply rail initialization.

#### 2.3.2 Digital Power Supplies


The digital power supply across the VD and DGND pins is flexible and can be set to interface with 3.3V or 5V logic. The digital power supply should be by-passed to system ground using a 0.01  $\mu$ F X7R type capacitor.



#### 2.4 Connection Diagram

Figure 4 shows a connection diagram for the CS3301 amplifier when used with the CS5372 dual  $\Delta\Sigma$  modulator and CS5376A digital filter. The diagram shows differential sensors, a test DAC, and

analog outputs with anti-alias capacitors; power supply connections including recommended bypassing; and digital control connections back to the CS5376A GPIO pins.







### 3. PIN DESCRIPTION

Positive Analog Power Supply	<b>VA+</b> 1•	24 🗍 MUX0	Input Mux Select
Negative Analog Rough Output	<b>OUTR-</b> 2	23 🗍 MUX1	Input Mux Select
Negative Analog Fine Output	OUTF- 🛛 3	22 🗌 GAIN0	Gain Range Select
Negative Analog Power Supply	<b>VA-</b> 🗌 4	21 GAIN1	Gain Range Select
Non-Inverting Input A	INA+ 🛛 5	20 GAIN2	Gain Range Select
Inverting Input A	INA- 🗌 6	19 🗍 <b>PWDN</b>	Power Down Mode Enable
Inverting Input B	INB- 🛛 7	18 <b>LPWR</b>	Low Power Mode Enable
Non-Inverting Input B	INB+ 🛛 8	17 <b>TEST1</b>	Test Mode Select
Test Mode Output	TESTOUT [9	16 <b>VD</b>	Positive Digital Power Supply
Positive Analog Fine Output	<b>OUTF+</b> [] 10	15 <b>DGND</b>	Digital Ground
Positive Analog Rough Output	OUTR+ 🛛 11	14 <b>TEST2</b>	Test Mode Select
Test Mode Select	<b>TEST0</b> 12	13 🗌 CLK	Clock Input

### Figure 5. CS3301 Pin Assignments

Pin Name	Pin #	I/O	Pin Description			
VA+	1		Positive analog supply voltage.			
VA-	4		Negative analog supply voltage.			
VD	16		Positive digital supply voltage.			
DGND	15		Digital ground.			
INA+, INA-	5, 6	Ĩ	Channel A differential analog inputs. Selected via MUX pins.			
INB+, INB-	8, 7	Ι	Channel B differential analog inputs. Selected via MUX pins.			
OUTR+, OUTR-	11, 2	0	Rough charge differential analog outputs.			
OUTF+, OUTF-	10, 3	0	ne charge differential analog outputs.			
GAIN0, GAIN1, GAIN2	22, 21, 20	-	Gain range select. See Gain Selection table in Digital Characteristics section.			
CLK	13		Master clock input. Connect to DGND to use internal oscillator.			
LPWR	18		ow power mode enable. Active high.			
PWDN	19	Ι	Power down mode enable. Active high.			
MUX0, MUX1	24, 23	I	Analog input select. See Input Selection table in Digital Characteristics section.			
TEST0	12	I	Test mode select, factory use only. Connect to VA- during normal operation.			
TEST1, TEST2	17, 14	I	Test mode select, factory use only. Connect to DGND during normal operation.			
TESTOUT	9	0	Test mode output, factory use only. Connect to VA- during normal operation.			

#### Table 2. Pin Descriptions



### 4. ORDERING INFORMATION

Model	Temperature	Package
CS3301-IS	-40 to +85 °C	24-pin SSOP
CS3301-ISZ (lead free)		24-011 0001

## 5. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION

Model Number	Peak Reflow Temp MSL Rating*		Max Floor Life	
CS3301-IS	240 °C	2	365 Days	
CS3301-ISZ (lead free)	260 °C	3	7 Days	

\* MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020.



# 

	INC	HES	MILLIM	NOTE	
DIM	MIN	MAX	MIN	MAX	
A		0.084	1	2.13	
A1	0.002	0.010	0.05	0.25	
A2	0.064	0.074	1.62	1.88	
b	0.009	0.015	0.22	0.38	2,3
D	0.311	0.335	7.90	8.50	1
E	0.291	0.323	7.40	8.20	
E1	0.197	0.220	5.00	5.60	1
е	0.024	0.027	0.61	0.69	
L	0.025	0.040	0.63	1.03	
~	0°	8°	0°	8°	

- Notes: 1. "D" and "E1" are reference datums and do not included mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
  - 2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
  - 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.