

**CS5218AN Datasheet**  
**Jitter Cleaning 3.0Gbps HDMI Repeater**

---

Confidential for Internal Use Only

## Contents

---

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Introduction</b> .....              | <b>5</b>  |
| <b>2</b> | <b>Features</b> .....                  | <b>6</b>  |
| <b>3</b> | <b>Pin Definition</b> .....            | <b>7</b>  |
|          | 3.1 Pin Assignments.....               | 7         |
|          | 3.2 Pin Description.....               | 7         |
| <b>4</b> | <b>Electrical Specifications</b> ..... | <b>10</b> |
|          | 4.1 Absolute Maximum Conditions .....  | 10        |
|          | 4.2 Operating Conditions.....          | 10        |
|          | 4.3 Electrical Specification .....     | 10        |
| <b>5</b> | <b>Package Specification</b> .....     | <b>13</b> |
| <b>6</b> | <b>Ordering Information</b> .....      | <b>15</b> |
| <b>7</b> | <b>Revision History</b> .....          | <b>16</b> |

Confidential for 昇唯 Only

## List of Figures

---

|   |    |
|---|----|
| Figure 1-1 CS5218AN Block Diagram .....                                     | 5  |
| Figure 3-1 CS5218AN Pin Layout .....  | 7  |
| Figure 5-1 CS5218AN Package Outline (QFN40 Leads 5x5mm <sup>2</sup> ) ..... | 13 |

Confidential for 鼎唯 Only

## List of Tables

---

|   |    |
|---|----|
| Table 3-1 CS5218AN Pin Definitions .....      | 7  |
| Table 4-1 Absolute Maximum Conditions .....   | 10 |
| Table 4-2 Normal Operating Conditions .....   | 10 |
| Table 4-3 DC Electrical Specification .....   | 10 |
| Table 4-4 AC Electrical Specification .....   | 12 |
| Table 5-1 Package Dimension .....             | 14 |
| Table 6-1 CS5218AN Ordering Information ..... | 15 |
| Table 7-1 Document Revision History .....     | 16 |

Confidential for 鼎唯 Only

# 1 Introduction

The Capstone CS5218AN is a single port HDMI/DVI Level Shifter/Repeater with re-timing. It supports AC and DC coupled TMDS signals up to 3.0-Gbps operation with programmable equalization and jitter cleaning. It includes Type 2 Dual-Mode DP Cable Adaptor registers which can be used to identify the cable adaptor's capabilities. The jitter cleaning PLL can better meet HDMI jitter compliance for higher data rates. Device operation and configuration can be realized through pin settings or I2C bus. Automatic power down and squelch provide flexible power management.




Figure 1-1 CS5218AN Block Diagram

## 2 Features

---

### General

- Compliant to HDMI 1.4b specification up to 3.0Gbps
- Supports 4K x 2K & 3D video formats over HDMI
- AC coupling capable for level shifting
- DC coupling capable for repeating
- Programmable receiver equalization to compensate for PCB and/or connector losses
- Jitter Cleaning PLL for best compliance
- Superior Intra-pair and Inter-pair de-skewing
- Built-in DDC Active buffering Side-band Signals
- Programmable TMDS output pre-emphasis
- Automatic power down management
- Automatic squelch for fail-safe and power management
- Type 2 Dual-Mode DP Cable Adaptor registers accessible by I2C-over-AUX or DDC
- Built-in AUX to I2C bridge to support AUX-only GPU
- Low power consumption
- Pin control mode or I2C control mode for flexibility

### HDMI Digital Input

- HDMI 1.4b compliant
- Built-in high-performance adaptive equalizer
- Support Hot Plug Detection

### HDMI Digital Output

- HDMI 1.4b compliant
- Max data rate up to 3-Gbps per channel
- Support up to 3840 x 2160@30Hz or 4096x2160@30Hz

### MISC

- 5x5mm 40-pin QFN RoHS compliant and lead-free package
- 0° to 70°C operating temperature range
- ESD: HBM 4 kV

### Power & Technology

- Single 3.3V power supply
- Build-in 1.2V LDO for save BOM cost

### 3 Pin Definition

#### 3.1 Pin Assignments




Figure 3-1 CS5218AN Pin Layout

#### 3.2 Pin Description

Table 3-1 CS5218AN Pin Definitions

| Pin #               | Description | Type | PU/PD | Note                       |
|---------------------|-------------|------|-------|----------------------------|
| <b>Power/Ground</b> |             |      |       |                            |
| 11                  | VDD33       |      | P     | 3.3V Power                 |
| 37                  | VDD33       |      | P     | 3.3V Power, also LDO input |
| 19                  | DVDD12      |      | P     | Digital 1.2V Power         |

| Pin #                       | Description  | Type    | PU/PD | Note   |
|-----------------------------|--------------|---------|-------|--|
| 20,31                       | AVDD12       |         | P     | Analog 1.2V Power  |
| 40                          | VDD12        |         | P     | LDO output   |
| 41                          | GND          |         | G     | e-PAD  |
| <b>High-speed Interface</b> |              |         |       |  |
| 1,2                         | IN_D2P/N     | Analog  | I     | HDMI data channel 2 different pair input   |
| 4,5                         | IN_D1P/N     | Analog  | I     | HDMI data channel 1 different pair input   |
| 6,7                         | IN_D0P/N     | Analog  | I     | HDMI data channel 0 different pair input   |
| 9,10                        | IN_CKP/N     | Analog  | I     | HDMI clock differential pair input   |
| 30,29                       | OUT_D2P/N    | Analog  | O     | HDMI data channel 2 different pair output  |
| 27,26                       | OUT_D1P/N    | Analog  | O     | HDMI data channel 1 different pair output  |
| 25,24                       | OUT_D0P/N    | Analog  | O     | HDMI data channel 0 different pair output  |
| 22,21                       | OUT_CKP/N    | Analog  | O     | HDMI clock differential pair output  |
| <b>Low-speed Interface</b>  |              |         |       |  |
| 3                           | HPD_SRC      | LVTTTL  | O     | Hot plug detection to Source, 3.3V CMOS output   |
| 28                          | HPD_SNK      | LVTTTL  | I     | Hot plug detection from Sink. Internal pull down at 150kΩ±20%; 5V tolerant CMOS input<br>Note: When automatic power down is enabled, chip will be powered down when no cable is plugged in (no Sink devices detected). |
| 39                          | SDA_SRC/AUXN | Analog  | I/O   | Multi-input pins .Either for source side DDC data lines or AUX-only sideband. Need external 2KΩ resistor pull up to 3.3V.  |
| 38                          | SCL_SRC/AUXP | Analog  | I/O   | Multi-input pins .Either for source side DDC clock lines or AUX-only sideband. Need external 2KΩ resistor pull up to 3.3V.   |
| 33                          | SDA_SNK      | LVTTTL  | I/O   | Sink side DDC data line. 5V tolerant I/O.  |
| 32                          | SCL_SNK      | LVTTTL  | I/O   | Sink side DDC clock line. 5V tolerant I/O.   |
| 34                          | CEC_EN       | LVTTTL  | O     | CEC connection enable  |
| <b>Configuration</b>        |              |         |       |  |
| 36                          | PD#          | LVTTTL  | I     | L: Power down LDO<br>H: Power up LDO   |
| 8                           | I2C_CTL_EN   | 3-state | I     | L, M: Pin control with full jitter cleaning<br>H: I2C control with default I2C address   |
| 14                          | DDCBUF/CSDA  | 3-state | I/O   | In Pin control mode:<br>L: DDC buffer with default threshold<br>M: DDC buffer with threshold 1<br>H: DDC buffer with threshold 2<br>In I2C control mode:<br>Config I2C data  |
| 13                          | CSCL         | LVTTTL  | I     | In Pin control mode:<br>Reserved.<br>In I2C control mode:  |



| Pin # | Description   | Type    | PU/PD | Note  |
|-------|---------------|---------|-------|---|
|       |               |         |       | Config I2C clock  |
| 17    | EQ/I2C_ADDR0  | 3-state | I     | In Pin control mode:<br>L: EQ for channel loss of 12.4dB<br>M: EQ for channel loss of 4.3dB<br>H: EQ for channel loss of 8.6dB<br>In I2C control mode:<br>I2C ADDR select 0 |
| 23    | CFG/I2C_ADDR1 | LVTTTL  | I     | In Pin control mode:<br>L: DVI ID mode<br>H: HDMI ID mode<br>In I2C control mode:<br>I2C ADDR select 1  |

Confidential for 鼎唯 Only

## 4 Electrical Specifications

### 4.1 Absolute Maximum Conditions

Permanent damage may occur if absolute maximum conditions are violated. Refer to Section 4.2 for functional operating limits.

**Table 4-1 Absolute Maximum Conditions**

| Symbol             | Parameter                            | Min  | Typ | Max  | Unit |
|--------------------|--------------------------------------|------|-----|------|------|
| VDD33              | 3.3V power input                     | -0.3 | —   | 3.96 | V    |
| VDD12              | 1.2V power input                     | -0.3 | —   | 1.44 | V    |
| T <sub>A</sub>     | Junction temperature                 | -40  | —   | 125  | °C   |
| Q <sub>JA</sub>    | Storage temperature <sup>1</sup>     | -65  | —   | 150  | °C   |
| ESD <sub>HBM</sub> | ESD protection (Human body model)    | —    | —   | 4    | KV   |
| ESD <sub>CDM</sub> | ESD protection (Charge Device model) | —    | —   | 700  | V    |

1. Max 260°C can be guaranteed with max 8 sec soldering time.

### 4.2 Operating Conditions

**Table 4-2 Normal Operating Conditions**

| Symbol          | Parameter                               | Min | Typ  | Max | Unit |
|-----------------|---|-----|------|-----|------|
| VDD12_OUT       | 1.2V LDO output                         | 1.1 | 1.2  | 1.3 | V    |
| VDD33           | 3.3V power input                        | 3.0 | 3.3  | 3.6 | V    |
| DVDD12          | 1.2V power input                        | 1.1 | 1.2  | 1.3 | V    |
| AVDD12          | 1.2V power input                        | 1.1 | 1.2  | 1.3 | V    |
| T <sub>A</sub>  | Ambient temperature                     | 0   | —    | 70  | °C   |
| Q <sub>JA</sub> | Package thermal resistance, no air flow | —   | 39.3 | —   | °C/W |

### 4.3 Electrical Specification

**Table 4-3 DC Electrical Specification**

| Symbol   | Parameter  | Min           | Typ | Max           | Unit |
|--|--|---------------|-----|---------------|------|
| <b>Three-level control pins: DDCBUF, PRE, EQ</b> |  |               |     |               |      |
| V <sub>IH</sub>                                  | Three-level input HIGH                           | VDD33 - 0.6   |     |               | V    |
| V <sub>IM</sub>                                  | Three-level input MID                            | VDD33/2 - 0.5 |     | VDD33/2 + 0.5 | V    |
| V <sub>IL</sub>                                  | Three-level input LOW                            |               |     | 0.6           | V    |
| I <sub>IH</sub>                                  | Input High-level current V <sub>IH</sub> = VDD33 |               |     | 40            | uA   |

| Symbol   | Parameter   | Min | Typ | Max                     | Unit |
|--|---|-----|-----|-------------------------|------|
| I <sub>IL</sub>  | Input Low-level current V <sub>IL</sub> = 0.5 V                                       |     |     | 10                      | µA   |
| <b>Control pins (Internal pull-down): I2C_CTL_EN, DCIN_EN, I2C_ADDR1, I2C_ADDR0, CFG</b> |   |     |     |                         |      |
| V <sub>IH</sub>  | LVTTTL input High-level voltage   | 2   |     | VDD33                   | V    |
| V <sub>IL</sub>  | LVTTTL input Low-level voltage  | GND |     | 0.8                     | V    |
| I <sub>IH</sub>  | Input High-level current<br>V <sub>IH</sub> = 2V to VDD33                             |     |     | 40                      | µA   |
| I <sub>IL</sub>  | Input Low-level current<br>V <sub>IL</sub> = GND to 0.8V                              |     |     | 10                      | µA   |
| <b>Control pins (Internal pull-up): PD#</b>  |   |     |     |                         |      |
| V <sub>IH</sub>  | LVTTTL input High-level voltage   | 2   |     | VDD33                   | V    |
| V <sub>IL</sub>  | LVTTTL input Low-level voltage  | GND |     | 0.8                     | V    |
| I <sub>IH</sub>  | Input High-level current<br>V <sub>IH</sub> = 2V to VDD33                             |     |     | 10                      | µA   |
| I <sub>IL</sub>  | Input Low-level current<br>V <sub>IL</sub> = GND to 0.8V                              |     |     | 40                      | µA   |
| <b>Control I2C Pins: SCL_CTL, SDA_CTL</b>  |   |     |     |                         |      |
| V <sub>OH</sub>  | High-level output voltage<br>External 1.5 kΩ pull-up to VDD33, I <sub>OL</sub> = 8 mA |     |     | VDD33                   | V    |
| V <sub>OL</sub>  | Low-level output voltage  |     |     | 0.4                     | V    |
| <b>HPD input pin: HPD_SNK</b>  |   |     |     |                         |      |
| V <sub>IH</sub>  | LVTTTL input High-level voltage   | 2   |     | 5.3                     | V    |
| V <sub>IL</sub>  | LVTTTL input Low-level voltage  | GND |     | 0.8                     | V    |
| I <sub>IH</sub>  | Input High-level current<br>V <sub>IH</sub> = 2 V to 5.3 V                            |     |     | 80                      | µA   |
| I <sub>IL</sub>  | Input Low-level current<br>V <sub>IL</sub> = GND to 0.8 V                             |     |     | 20                      | µA   |
| <b>Status output pins: HPD_SRC</b>   |   |     |     |                         |      |
| V <sub>OH</sub>  | LVTTTL High-level output voltage<br>I <sub>OH</sub> = -8 mA                           | 2.4 |     |                         | V    |
| V <sub>OL</sub> LVTTTL Low-level output voltage  | I <sub>OL</sub> = 8 mA  |     |     | 0.4                     | V    |
| <b>TMDS Differential inputs: IN_Dxp, IN_Dxn, IN_CKp, IN_CKn</b>                          |   |     |     |                         |      |
| V <sub>ID</sub>  | Peak-to-peak differential input voltage   | 150 |     | 1560                    | mV   |
| V <sub>IC</sub>  | Input common mode voltage   | 2.2 |     | AV <sub>CC</sub> - 0.04 | V    |
| AV <sub>CC</sub>   | TMDS termination voltage  | 3   | 3.3 | 3.6                     | V    |
| R <sub>T</sub>   | Input termination resistance  |     | 45  | 50                      | 55   |
| <b>TMDS Differential Outputs: OUT_Dxp, OUT_Dxn, OUT_CKp, OUT_CKn</b>                     |   |     |     |                         |      |

| Symbol               | Parameter   | Min                   | Typ  | Max                   | Unit |
|----------------------|---|-----------------------|------|-----------------------|------|
| V <sub>OD</sub>      | Peak-to-peak differential output swing                            | 800                   | 1000 | 1200                  | mV   |
| V <sub>OH</sub>      | Single end high-level output voltage<br>AV <sub>CC</sub> = 3.3 V, | AV <sub>CC</sub> -10  |      | AV <sub>CC</sub> +10  | mV   |
| V <sub>OL</sub>      | Single end low-level output voltage<br>RT = 50 ohm                | AV <sub>CC</sub> -600 |      | AV <sub>CC</sub> -400 | mV   |
| I <sub>OFF</sub>     | Single end standby output current                                 | -10                   |      | 10                    | uA   |
| I <sub>SC</sub>      | Output short circuit current                                      |                       |      | 12                    | mA   |
| <b>Resistors</b>     |   |                       |      |                       |      |
| R <sub>RX-TERM</sub> | Differential input termination resistor                           | 80                    |      | 120                   | Ω    |

Note: All typical values are measured at 25 °C and 3.3V / 1.2V power supply.

**Table 4-4 AC Electrical Specification**

| Symbol   | Parameter   | Min | Typ | Max   | Unit             |
|--|---|-----|-----|-------|------------------|
| <b>TMDS differential outputs: OUT_Dyp, OUT_Dyn, OUT_CKp, OUT_CKn</b> |   |     |     |       |                  |
| <b>Propagation delay</b>   |   |     |     |       |                  |
| t <sub>PLH</sub>   | low-to-high propagation delay<br>(300 MHz clock)                    |     |     | 1     | ms               |
| t <sub>PHL</sub>   | high-to-low propagation delay<br>(300 MHz clock)                    |     |     | 1     | ms               |
| <b>Rise time/fall time (20%~80%)</b>                                 |   |     |     |       |                  |
| t <sub>r</sub>   | differential output rise time<br>AV <sub>CC</sub> = 3.3V, RT = 50 Ω | 90  |     | 243   | ps               |
| t <sub>f</sub>   | differential output fall time<br>AV <sub>CC</sub> = 3.3V, RT = 50 Ω | 90  |     | 243   | ps               |
| <b>Intra-pair/Inter-pair skew</b>                                    |   |     |     |       |                  |
| t <sub>sk_intra</sub>  | intra-pair differential skew  |     |     | 0.15  | T <sub>bit</sub> |
| t <sub>sk_inter</sub>  | inter-pair differential skew  |     |     | 0.5   | T <sub>bit</sub> |
| <b>Clock jitter/Data jitter</b>                                      |   |     |     |       |                  |
| t <sub>jit</sub>   | Clock input jitter Clock > 165MHz                                   |     |     | 151.5 | ps               |
|  | Clock input jitter Clock <= 165MHz                                  |     |     | 0.25  | T <sub>bit</sub> |
| t <sub>jit</sub>   | Clock output jitter @297MHz   |     |     | 84.2  | ps               |
|  | Clock output jitter @222.5MHz                                       |     |     | 112.4 | ps               |
| t <sub>jit</sub>   | Data input jitter   |     |     | 0.6   | T <sub>bit</sub> |
|  | Data output jitter  |     |     | 0.3   | T <sub>bit</sub> |
| Clock jitter attenuation   | Out-of-band TMDS clock jitter attenuation<br>@ 0.5Tbit input jitter | 12  |     |       | dB               |

Note: All typical values are measured at 25 °C and 3.3V / 1.2V power supply.

## 5 Package Specification

Figure 5-1 CS5218AN Package Outline (QFN40 Leads 5x5mm<sup>2</sup>)




Table 5-1 Package Dimension

| Symbol | Dimension in mm |           |      | Dimension in inch |           |       |
|--------|-----------------|-----------|------|-------------------|-----------|-------|
|        | Min             | Normal    | Max  | Min               | Normal    | Max   |
| A      | 0.80            | 0.85      | 0.90 | 0.031             | 0.033     | 0.035 |
| A1     | 0.00            | 0.02      | 0.05 | 0.000             | 0.001     | 0.002 |
| A2     | —               | 0.65      | 0.70 | —                 | 0.026     | 0.028 |
| A3     |                 | 0.203 REF |      |                   | 0.008 REF |       |
| b      | 0.15            | 0.20      | 0.25 | 0.006             | 0.080     | 0.010 |
| D/E    |                 | 5.00 BSC  |      |                   | 0.197 BSC |       |
| D2/E2  | 3.55            | 3.70      | 3.85 | 0.140             | 0.146     | 0.152 |
| e      |                 | 0.40 BSC  |      |                   | 0.016 BSC |       |
| L      | 0.30            | 0.40      | 0.50 | 0.012             | 0.016     | 0.020 |

Confidential for Internal Use Only

## 6 Ordering Information

The CS5218AN can be ordered using the part numbers in Table 6-1. Please consult sales for further details.

**Table 6-1 CS5218AN Ordering Information**

| Part No. | Description                   | Temperature Range             | Packing Type |
|----------|-------------------------------|-------------------------------|--------------|
| CS5218AN | 40Pin (QFN) Lead-free package | Commercial : 0 to 70 degree C | 5K / T &R    |
|          |                               |                               |              |

Confidential for 鼎唯 Only

## 7 Revision History

---

Table 7-1 Document Revision History

| Revision     | Date       | Changes                     |
|--------------|------------|-----------------------------|
| Draft 1      | Jan. 2021  | Draft version               |
| Draft 2      | Feb. 2021  | Draft version               |
| Release v1.0 | May. 2021  | Official release            |
| Release v1.1 | June. 2021 | Update some pin description |
|              |            |                             |
|              |            |                             |
|              |            |                             |
|              |            |                             |

Confidential for 昇唯 Only