

High Performance Multichannel Audio ADC

Features


- · High performance four-channel ADC
 - Differential analog architecture
 - High-resolution 32-bit digital architecture
 - Advanced multibit sigma-delta ADC
 - Low-latency digital filters and digital volume control
- · PLL supports range of external system-clock references
- · Sample timing alignment across multiple devices
- · Synchronized control of external preamplifier gain
- · Audio serial port (ASP) sample rates up to 768 kHz
 - I²S, left-justified, and TDM data formats
- · Hardware and software control modes
 - I²C control port up to 1 MHz
 - SPI control port up to 24 MHz
 - Hardware control with no host processor required
- · Single-supply operation at 3.3 V
 - Support for 1.8 V-3.3 V digital input/output
- 48-pin QFN package

Specifications

- 123 dB dynamic range (A-weighted)
- 129 dB dynamic range (ADC input summing)
- -110 dB total harmonic distortion + noise (THD+N)
- 4.1/Fs group delay at 96 kHz sample rate (slow roll-off, minimum-phase filter)
- 27 mW power consumption per channel (4 channels enabled)
- 2 V_{RMS} differential analog input
- · High-pass filter

Applications

- · A/V receivers
- · Digital mixing consoles
- · DAW interfaces
- · Musical instruments



Advanced Product Information

This document contains information for a product under development. Cirrus Logic reserves the right to modify this product without notice.





General Description

The CS5304P is a high-performance, 32-bit resolution, four-channel ADC. The CS5304P supports differential analog input, and 32-bit digital output via the audio serial port (ASP) at sample rates up to 768 kHz. The CS5304P uses a 5th-order, multibit sigma-delta modulator followed by digital filtering and decimation. The ADC uses a differential architecture, optimized for high performance combined with low power consumption.

The CS5304P can be configured using a control interface supporting I²C and SPI modes of operation. The device can also be operated in hardware mode, using external resistors to select the required configuration. Multiple hardware-control options are supported, including system clocking, ASP format, sample rate, and digital-filter selection.

The low-latency digital filters are optimized for the applicable sample rate. Fast or slow roll-off filters can be combined with minimum or linear phase responses to support the desired signal characteristics.

The CS5304P supports synchronized control of an external preamplifier associated with each ADC input path. Updates to the external and internal gain settings are fully synchronized, and a transient-masking function provides additional capability to ensure seamless operation across all signal levels.

The ASP supports multichannel operation in I²S, left-justified, and TDM data formats. Four data-output pins support 32-bit multichannel operation up to 768 kHz. Tristate control of the data-output pins allows multiple devices to operate on a shared bus.

Clocking for the CS5304P can be derived from the ASP or else provided from a separate clock source. An integrated phase-locked loop (PLL) can be used to reduce jitter and to support a range of reference-clock frequency options. The ADC-sample timing is referenced to the ASP data frame, enabling time-aligned operation across multiple devices sharing a common data bus.

The CS5304P can be powered from a single 3.3 V supply; an integrated regulator provides the 1.2 V digital-core supply. Digital input/output at 1.8 V logic levels is also possible using a separate external supply. The device combines high performance with low power consumption.

The CS5304P is available in a commercial-grade 0.4 mm pitch, 48-pin QFN package for operation from -40° to +85°C.

See Section 11 for ordering information.



Table of Contents

1 Pin Assignments and Descriptions	4
1.1 48-Pin QFN (Top View, Through-Package)	4
1.2 QFN Pin Descriptions	4
1.3 Termination of Unused Pins	6
1.4 Electrostatic Discharge (ESD) Protection	6
2 Typical Connection Diagram	7
3 Characteristics and Specifications	
Table 3-1. Parameter Definitions	8
Table 3-2. Recommended Operating Conditions	8
Table 3-3. Absolute Maximum Ratings	8
Table 3-4. ADC Path Characteristics	9
Table 3-5. ADC Hiter Characteristics	. 10
Table 3-6. ADC High-Pass Filter (HPF)	. II
Table 3-7. Device Power Consumption	. !! 11
Table 3-9. DC Characteristics	. 12
Table 3-9. DČ Characteristics Table 3-10. Switching Specifications—Reset and Clock References	. 12
Table 3-11. Switching Specifications—Audio Serial Port (ASP)	. 13
Table 3-12 Switching Specifications—I2C Control Port	15
Table 3-13. Switching Specifications—SPI Control Port Table 3-14. Switching Specifications—SPI Controller (Hybrid Gain Control)	. 16
Table 3-14. Switching Specifications—SPI Controller (Hybrid Gain Control)	. 17
4 Functional Description	
4.1 Device Power and Reset	18
4.2 Hardware Configuration	18
4.3 Software Configuration	2U
4.4 System Clocking	とし
4.6 Digital Filter Selection	22 20
4.7 Audio Serial Port (ASP)	30
4.8 I ² C/SPI Control Port	38
4.9 General-Purpose Output	42
4.10 Device ID	43
5 Register Quick Reference	
5.1 DEVID	
5.2 CONFIG	44
5.3 INPUT_PATH	45
5.4 HGC	
5.5 PIN_CONFIG	4 <i>1</i> 17
6 Register Descriptions	<u>4</u> 8
6.1 DEVID	
6.2 CONFIG	40
6.3 INPUT PATH	 51
6.4 HGC	54
6.5 PIN CONFIG	63
6.6 CLIP_DETECT	66
7 Performance Plots	. 67
7.1 ADC Filter Response	67
8 Thermal Characteristics	. 78
9 Package Dimensions	. 78
10 Package Marking	
11 Ordering Information	
12 References	
13 Revision History	. 79

1 Pin Assignments and Descriptions

1.1 48-Pin QFN (Top View, Through-Package)




Figure 1-1. QFN 48-pin diagram (Top View, Through Package)

1.2 QFN Pin Descriptions

Table 1-1. QFN Pin Descriptions

Pin Name	Pin #	Power Supply	I/O	Description
			Digital	I/O
ASP_BCLK	29	VDD_IO	I/O	Audio serial port bit clock.
ASP_FSYNC	24	VDD_IO	I/O	Audio serial port frame sync.
ASP_DOUT1	25	VDD_IO	0	Audio serial port data output.
ASP_DOUT2	26			
ASP_DOUT3	27			
ASP_DOUT4	28			
SPI_SDO/I2C_SCL	35	VDD_IO	I/O	SPI data output/I ² C clock input.
SPI_SCK	36	VDD_IO	Ţ	SPI clock.
SPI_SDI/I2C_SDA	37	VDD_IO	I/O	SPI data input/I ² C data input/output.



Table 1-1. QFN Pin Descriptions (Cont.	Table 1-1.	QFN Pin	Descriptions	(Cont.
--	------------	---------	--------------	--------

Pin Name	Pin#	Power Supply	I/O	Description
SPI_CS	38	VDD_IO	1	SPI chip select (active low).
MCLK	34	VDD_IO	I	Master clock input (active low).
RESET	23	VDD_IO	I	Hardware reset control.
			Analog	I/O
ADC_FILTN	44	VDD_A	0	ADC external capacitor connection.
ADC_FILTP	43			ADC_FILTP should be connected to VDD_A via a 1 Ω resistor.
ADC_VMID	1	VDD_A	0	Mid-rail voltage reference output.
CONFIG1	2	VDD_A	I/O	Hardware control pins.
CONFIG2/HGC_SCK	3			In software control mode, CONFIG2–4 support the hybrid gain control (HGC) SPI controller interface.
CONFIG3/HGC_SDO CONFIG4/HGC CS	4 10			In software control mode, CONFIG5 selects the I ² C target
CONFIG4/FIGC_CS	10			address.
IN1N	39	VDD_A	1	Analog Input 1.
IN1P	40	VDD_A	ı	Alialog Iliput 1.
IN2N	41	VDD_A	1	Analog Input 2.
IN2P	42		·	, manag mpat =
IN3N	45	VDD A	I	Analog Input 3.
IN3P	46	_		
IN4N	47	VDD_A	I	Analog Input 4.
IN4P	48	_		- '
LDO_A_FILT	7	VDD_A	0	LDO_A regulator external capacitor connection.
LDO_D_FILT	32	VDD_A	0	LDO_D regulator external capacitor connection.
			Power Sup	pplies
VDD_D	33	_	_	Digital supply (powered from internal LDO)
VDD_A1	5	_	_	Analog supply
VDD_A2	9	_	_	Analog supply
VDD_IO	31	_	_	Digital I/O supply
GND_D	30	_	_	Digital ground ¹
GND_A	6, 8, PAD	_	_	Analog ground ¹
			No Conr	nect
DNC	12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22	_	_	Do not connect.

^{1.}All ground pins, including the ground paddle, must be tied to a common ground plane directly underneath the CS5304P.



1.3 Termination of Unused Pins

Table 1-2 shows the required termination for unused pins (i.e., if the functionality of the pin is not being used). Pins not listed must be connected as shown in the typical connection drawings (see Section 2).

Name Termination if unused

ASP_DOUTX Float

RESET

SPI_SDO/I2C_SCL Grounded

SPI_SCK

SPI_SDI/I2C_SDA

MCLK

CONFIGX
INnx

Table 1-2. Termination of Unused Pins

1.4 Electrostatic Discharge (ESD) Protection


SPI CS



ESD-sensitive device. The CS5304P is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD protection standards.

Connect to VDD IO

2 Typical Connection Diagram






Figure 2-1. Typical Connections



3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section. Note that default register field configurations are used unless specified otherwise in the test conditions.

Table 3-1. Parameter Definitions

Parameter	Definition
Channel separation	The difference in level between the active channel (driven to maximum full scale output) and the measured signal level in the idle channel at the test signal frequency. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel.
Common-mode rejection ratio (CMRR)	The ratio of a specified input signal (applied to both sides of a differential input), relative to the output signal that results from it.
Dynamic range	The difference in level between the maximum full scale output signal and the sum of all harmonic distortion products plus noise with a low-level input signal applied. Typically, an input signal level 60 dB below full scale is used.
Power-supply rejection ratio (PSRR)	The ratio of a specified power supply variation relative to the output signal that results from it. PSRR is measured under quiescent signal path conditions.
Total harmonic distortion plus noise (THD+N)	The ratio of the RMS sum of the harmonic distortion products plus noise in the specified bandwidth relative to the RMS amplitude of the fundamental (i.e., test frequency) output.

Note: Unless specified otherwise, all performance measurements are for a 10 Hz to 20 kHz bandwidth.

Table 3-2. Recommended Operating Conditions

Test conditions (unless specified otherwise): Ground = GND = GND A = GND D = 0 V; voltages are with respect to ground.

Parameter		Symbol	Minimum	Maximum	Unit
DC power supply	Analog supply 1	VDD_A1, VDD_A2	3.13	3.47	V
	Digital supply (powered from internal LDO) ²	VDD_D	1.14	1.26	V
	Digital I/O supply	VDD_IO	1.71	3.63	V
Supply ramp up/down	(all supplies)	t _{PWR-UD}	0.01	10	ms
Ambient temperature		T _A	-40	+85	°C

Note: The device is fully functional and meets all parametric specifications in this section if operated within the specified conditions. Functionality and parametric performance is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

- 1. The VDD A1 and VDD A2 rails should be tied together and powered from a single supply. The associated power domain is referred to as VDD A.
- 2. The digital supply is powered from an internal LDO regulator. The VDD D pin must be connected to the LDO output pin, LDO D FILT.

Table 3-3. Absolute Maximum Ratings

Test conditions (unless specified otherwise): Ground = GND = GND_A = GND_D = 0 V; voltages are with respect to ground.

	Parameter	Symbol	Minimum	Maximum	Unit
DC power supply	Analog supply ¹	VDD_A1, VDD_	A2 –0.3	4.32	V
	Digital supply	VDD_D	-0.3	1.52	V
	Digital I/O supply	VDD_IO	-0.3	4.32	V
External voltage app	External voltage applied to digital input/output		-0.3	VDD_IO + 0.3	V
External voltage app	External voltage applied to analog inputs		-0.3	VDD_A + 0.3	V
Input current	digital	nput/output I _{in}	_	±10	mA
	aı	nalog inputs	-	±10	mΑ
Ambient operating to	emperature	T _A	-40	+115	°C
Junction operating temperature		T _J	-40	+125	°C
Storage temperature	9	T _{STG}	-65	+150	°C

Caution: Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3-2 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1.The VDD_A1 and VDD_A2 rails should be tied together and powered from a single supply. The associated power domain is referred to as VDD_A.



Table 3-4. ADC Path Characteristics

Test conditions (unless specified otherwise): External components as shown in Fig. 2-1; $VDD_A = VDD_IO = 3.3 \text{ V}$; $VDD_D = 1.2 \text{ V}$ (powered from internal LDO); Ground = $GND_A = GND_D = 0 \text{ V}$; voltages are with respect to ground; $T_A = +25^{\circ}C$; 1 kHz sine wave test signal; Fs = 48 kHz, 32-bit audio data, MCLK = 24.576 MHz (PLL bypass).

Paramet	ter	Min	Тур	Max	Units
Input resistance (INnP to INnN)	Mid impedance (INxx_HIZ = 0)	_	3	_	kΩ
	High impedance (INxx_HIZ = 1)	_	100	_	kΩ
Full-scale input signal level ¹	0 dBFS output	_	2.0	_	V _{RMS}
Dynamic range	A-weighted	120	123		dB
	unweighted	117	120	_	dB
Dynamic range—ADC input summing ²	A-weighted, 2-channel output	123	126	_	dB
	A-weighted, 1-channel output	126	129	_	dB
THD+N	–1 dBFS output		-110	-104	dB
	–20 dBFS output	_	-100	<u> </u>	dB
	-60 dBFS output	_	-60		dB
CMRR	100 mV (peak-peak) 1 kHz	_	80	_	dB
Channel separation		_	110	_	dB
Interchannel phase deviation		_	0.03	_	degree
Interchannel gain deviation		_	0.1	_	dB
Gain drift		_	±100	_	ppm/°C
PSRR (VDD_A)	100 mV (peak-peak) 1 kHz sine wave	_	65	_	dB

^{1.}The full-scale input signal level is also the maximum analog input level, before clipping occurs. A sinusoidal input signal is assumed. Full-scale input signal level scales with VDD_A.

^{2.}ADC input summing is described in Section 4.5.5.



Table 3-5. ADC Filter Characteristics

Test conditions (unless specified otherwise): VDD_A = VDD_IO = 3.3 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND = GND_A = GND_D = 0 V; voltages are with respect to ground; $T_A = +25^{\circ}\text{C}$; 1 kHz sine wave test signal, 32-bit audio data.

		Parameter		Min	Тур	Max	Units
Fs = 32 kHz	Fast roll-off	Passband	to –3 dB corner	_	_	0.47	Fs
		Passband ripple	f ≤ 0.45 Fs	-0.092		0.092	dB
		Stopband attenuation	f ≥ 0.55 Fs	98	_	_	dB
		Group delay 1	linear phase	_	20.5/Fs	_	S
			minimum phase		4.1/Fs	_	S
s = 44.1 or	Fast roll-off		to –3 dB corner		_	0.48	Fs
FO KITZ		Passband ripple	f ≤ 0.46 Fs	-0.011		0.011	dB
		Stopband attenuation	f ≥ 0.54 Fs	98	1	_	dB
		Group delay ¹	linear phase	_	27.6/Fs	_	S
			minimum phase		4.0/Fs	_	s
	Slow roll-off		to –3 dB corner			0.46	Fs
			f ≤ 0.42 Fs	-0.099		0.099	dB
			f ≥ 0.58 Fs	96		_	dB
		Group delay ¹	linear phase	_	13.3/Fs	_	S
		Daarband	minimum phase	_	3.9/Fs	- 0.40	S
-s = 88.∠ or 96 kHz	Fast roll-off		to –3 dB corner			0.48	Fs
			f ≤ 0.45 Fs	-0.006		0.006	dB
			f ≥ 0.55 Fs	111	— 00.0/F	_	dB
		Group delay	linear phase minimum phase	_	32.3/Fs 6.3/Fs		s s
	Slow roll off	Dasshand	to –3 dB corner		0.3/FS	0.43	Fs
	Slow Toll-oil		f ≤ 0.27 Fs	-0.011		0.43	dB
			f≥0.27 Fs	103		U.U11	dB
	, ·	linear phase		7.0/Fs	_		
		Group delay	minimum phase	_	4.1/Fs		s s
-s = 176 4 or	Fast roll-off	Passband	to –3 dB corner		——————————————————————————————————————	0.47	Fs
92 kHz	l dot foll on		f ≤ 0.43 Fs	-0.009		0.009	dB
			f ≥ 0.57 Fs	99		— U.000	dB
		1 .	linear phase	_	19.1/Fs	_	S
		Croup dolay	minimum phase	_	5.2/Fs	_	s
	Slow roll-off	Passband	to –3 dB corner		_	0.29	Fs
		Passband ripple	f ≤ 0.12 Fs	-0.010	_	0.010	dB
			f ≥ 0.67 Fs	99	_	_	dB
			linear phase		6.4/Fs	_	s
		July money	minimum phase	_	4.2/Fs	_	s
s = 352.8 or	Fast roll-off	Passband	to –3 dB corner	_	_	0.48	Fs
384 kHz		Passband ripple	f ≤ 0.43 Fs	-0.010	_	0.010	dB
Stopband attenuation Group delay 1 Fast roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband ripple Stopband attenuation Group delay 1 Slow roll-off Passband ripple	Stopband attenuation	f ≥ 0.57 Fs	100		_	dB	
		Group delay ¹	linear phase	_	23.8/Fs	_	s
			minimum phase	_	7.5/Fs	_	S
	Slow roll-off		to –3 dB corner	_	_	0.34	Fs
			f ≤ 0.06 Fs	-0.001		0.001	dB
		Stopband attenuation	f≥0.94 Fs	129	_	_	dB
		Group delay ¹	linear phase	_	5.8/Fs	_	S
			minimum phase	_	4.7/Fs	_	S
s = 705.6 or	Fast roll-off		to –3 dB corner	_	_	0.38	Fs
UO KITZ			f ≤ 0.22 Fs	-0.009	_	0.009	dB
		Stopband attenuation	f≥0.78 Fs	118	_	_	dB
		Group delay ¹	linear phase		9.1/Fs	_	S
			minimum phase	_	6.4/Fs	_	S
	Slow roll-off		to –3 dB corner		_	0.30	Fs
			f ≤ 0.03 Fs	-0.008		0.008	dB
		Stopband attenuation	f≥0.97 Fs	119	_	_	dB
		Group delay 1	linear phase	_	7.1/Fs	_	s
			minimum phase	_	6.2/Fs	-	s

^{1.} Group delay is measured from the time at which a signal is presented on the input pins (INnP/INnN) to the time of the first data bit of the corresponding FSYNC frame being output on the ASP_DOUTn pin.



Table 3-6. ADC High-Pass Filter (HPF)

Test conditions (unless specified otherwise): VDD_A = VDD_IO = 3.3 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND = GND_A = GND_D = 0 V; voltages are with respect to ground; T_A = +25°C; 1 kHz sine wave test signal; Fs = 48 kHz, 32-bit audio data.

Parameter		Min	Тур	Max	Units
Passband	-0.01 dB corner	_	19	_	Hz
	–3 dB corner	_	1	_	Hz
Phase deviation	f = 20 Hz	_	0.001	_	degree
Filter settling time		_	0.4	_	S

Table 3-7. Device Power Consumption

Test conditions (unless specified otherwise): $VDD_A = VDD_IO = 3.3 \text{ V}$; $VDD_D = 1.2 \text{ V}$ (powered from internal LDO); Ground = GND_A = GND_D = 0 V; voltages are with respect to ground; $T_A = +25^{\circ}C$; 1 kHz sine wave test signal; ASP secondary mode, load capacitance (ASP_DOUTn) = 20 pF, Fs = 48 kHz, 32-bit audio data.

	Use Configuration			Total Power	
Osc Oomiguration		I_{VDD_A}	I _{VDD_IO}	(mW)	
Reset	RESET = Logic 0	0.36	0.04	1.32	
Four channels enabled	Mid impedance (INxx_HIZ = 0)	31.6	1.1	108	
	High impedance (INxx_HIZ = 1)	58.4	1.1	196	
Eight channels enabled	Mid impedance (INxx_HIZ = 0)	58.6	1.9	200	
	High impedance (INxx_HIZ = 1)	112.2	1.9	377	

Table 3-8. Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): Ground = GND = GND A = GND D = 0 V; voltages are with respect to ground; TA = +25°C.

Parameter		Symbol	Minimum	Maximum	Unit
Input leakage current (per pin)		I _{IN}	_	±10	μA
Input capacitance (per pin)		_	_	5	pF
Digital I/O (VDD_IO logic—all pins except CONFIGx)	High-level output	V _{OH}	0.9×VDD_IO	_	V
(VDD_IO logic—all pins except CONFIGx)	Low-level output	V _{OL}	_	0.1×VDD_IO	V
	High-level input	V _{IH}	0.7×VDD_IO	_	V
	Low-level input	V _{IL}	_	0.3×VDD_IO	V
Digital I/O (VDD_A logic—CONFIGx pins 1)	High-level output	V _{OH}	0.9×VDD_A	_	V
(VDD_A logic—CONFIGX pins 1)	Low-level output	V _{OL}	_	0.1×VDD_A	V

^{1.} The CONFIGx pins are configured as digital output if HGC_SPI_EN is set; this is used to support the hybrid gain control (see Section 4.5.4). The CONFIGx pins also support digital output if configured as GP output (see Section 4.9).



Table 3-9. DC Characteristics

Test conditions (unless specified otherwise): VDD_A = VDD_IO = 3.3 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND = GND_A = GND_D = 0 V; voltages are with respect to ground; T_A = +25°C.

Parameter				Typical	Maximum	Unit
ADC_FILT ¹	Nominal voltage		_	3.3	_	V
	Maximum output current		_	0.01	_	mA
ADC_VMID 2	Nominal voltage		_	1.65	_	V
	Maximum output current		_	0.01	_	mA
VDD_A power-on res	set (POR) threshold (V _{POR})	VDD_A rising	1.9	_	2.7	V
		VDD_A falling	1.8	_	2.6	V
VDD_D power-on res	0 power-on reset (POR) threshold (V _{POR}) VDD_D rising 0.90 — 1.0		1.05	V		
		VDD_D falling	0.75	_	0.90	V

^{1.}ADC_FILT characteristics are measured between ADC_FILTP and ADC_FILTN, and are provided as a guide for external component selection. The output current (arising from capacitor leakage) must be less than the maximum output current of the ADC_FILT pin.

^{2.} The output current (arising from capacitor leakage and the input-buffer circuit) must be less than the maximum output current of the ADC_VMID pin. If a larger current is required, an external VMID buffer should be used. A buffer can be provided using a standard op-amp (noise voltage < 5 nV/√Hz, input current < 10 μA). An example circuit is as follows:




Table 3-10. Switching Specifications—Reset and Clock References

Test conditions (unless specified otherwise): VDD_A = VDD_IO = 3.3 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND = GND_A = GND_D = 0 V; voltages are with respect to ground; $T_{\Delta} = +25^{\circ}\text{C}$.

	Parameter	Symbol	Minimum	Typical	Maximum	Unit
Reset	RESET low (logic 0) pulse width		1	_	_	ms
	RESET rising edge to control port active	t _{IRS}	_	_	5	ms
MCLK input	MCLK frequency (MCLK as clock source, PLL not used)	f _{MCLK}	_	22.5792	_	MHz
·			_	24.576	-	MHz
	MCLK duty cycle (MCLK as clock source, PLL not used)	D _{MCLK}	40	_	60	%
	MCLK frequency tolerance (MCLK as clock source, PLL not used	-	-1	_	1	%
Phase-locked	REFCLK input frequency (BCLK or MCLK reference) 1	f _{REFCLK}	_	2.8224	_	MHz
loop (PLL)			_	5.6448	_	MHz
			_	11.2896	_	MHz
			_	22.5792	_	MHz
			_	3.072	_	MHz
			_	6.144	_	MHz
			_	12.288	_	MHz
			_	24.576	<i>-</i>	MHz
	REFCLK input duty cycle	D _{REFCLK}	45	_	55	%
	REFCLK frequency tolerance	-	-1	_	1	%
	PLL output frequency Fs = 32, 48, 96, 192, 384, 768 kHz	f _{PLL_OUT}	_	24.576	_	MHz
	Fs = 44.1, 88.2, 176.4, 352.8, 705.6 kHz		_	22.5792	_	MHz
	PLL output jitter	JPLL_OUT	_	500	_	ps _{RMS}
	PLL output period jitter	JPLL_OUT-PER	_	_	500	ps
	PLL lock time	t _{PLL_LOCK}	_	0.3	1	ms

^{1.}Note the REFCLK input frequency must be integer-related to the sample rate. See Section 4.4 for further details.



Table 3-11. Switching Specifications—Audio Serial Port (ASP)

Test conditions (unless specified otherwise): VDD_A = 3.3 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND = GND_A = GND_D = 0 V; voltages are with respect to ground; input timings are measured at V_{IL} and V_{IH} thresholds, output timings are measured at V_{OL} and V_{OH} thresholds for VDD_IO logic (as specified in Table 3-8); $T_A = 25^{\circ}C$.

	Parameter 1,2,3,4,5		Symbol	Minimum	Maximum	Unit
Secondary Mode, VDD IO = 3.3 V	ASP_FSYNC input sample/frame rate		Fs	32	768	kHz
VDD_IO = 3.3 V	ASP_FSYNC pulse width		t _{HI:FSYNC}	1/f _{ASP_BCLK}	_	ns
	ASP_BCLK frequency		f _{BCLK}	2.048	24.576	MHz
	ASP_BCLK high period		t _{HI:BCLK}	18	_	ns
	ASP_BCLK low period		t _{LO:BCLK}	18	_	ns
	ASP_FSYNC setup time before ASP_B	CLK latching edge	t _{SU:FSYNC}	5	_	ns
	ASP_FSYNC hold time after ASP_BCLI	K latching edge	t _{H:FSYNC}	5	_	ns
	ASP_DOUT delay after ASP_BCLK launching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{D:BCLK-DOUT}	0 0	10 12	ns ns
	ASP_DOUT Hi-Z delay after ASP_BCLK latching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{DLY:HiZ}	0	9 9	ns ns
	ASP_DOUT delay from Hi-Z after ASP_BCLK launching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{DLY:EN}	0 10	10 28	ns ns
	ASP_x load capacitance	ASP_DOUTx	_	0	150	pF
Primary Mode, VDD_IO = 3.3 V	ASP_FSYNC output sample/frame rate		Fs	32	768	kHz
VDD_IO = 3.3 V	ASP_BCLK frequency		f _{BCLK}	2.8224	24.576	MHz
	ASP_BCLK duty cycle PLL bypass, BC PLL bypass, BC PLL bypass, BC PLL bypass, BC	D _{BCLK}	45 45 42 37	55 55 58 63	% % %	
	ASP_FSYNC delay time after ASP_BCI	LK launching edge	t _{D:BCLK} -FSYNC	0	20	ns
	ASP_DOUT delay after ASP_BCLK launching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{D:BCLK-DOUT}	0	11 13	ns ns
	ASP_DOUT Hi-Z delay after ASP_BCLK latching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{DLY:HiZ}	0	10 10	ns ns
	ASP_DOUT delay from Hi-Z after ASP_BCLK launching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{DLY:EN}	0 7	15 28	ns ns
	ASP_x load capacitance	ASP_BCLK ASP_FSYNC ASP_DOUTX	_	0 0 0	50 50 150	pF pF pF
Secondary Mode, VDD IO = 1.8 V	ASP_FSYNC input sample/frame rate		Fs	32	768	kHz
V	ASP_FSYNC pulse width		t _{HI:FSYNC}	1/f _{ASP_BCLK}	_	ns
	ASP_BCLK frequency		f _{BCLK}	2.048	24.576	MHz
	ASP_BCLK high period		t _{HI:BCLK}	18	_	ns
	ASP_BCLK low period		t _{LO:BCLK}	18	_	ns
	ASP_FSYNC setup time before ASP_B	CLK latching edge	t _{SU:FSYNC}	5	_	ns
	ASP_FSYNC hold time after ASP_BCLI	K latching edge	t _{H:FSYNC}	5	_	ns
	ASP_DOUT delay after ASP_BCLK launching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{D:BCLK-DOUT}	0	15 17	ns ns
	ASP_DOUT Hi-Z delay after ASP_BCLK latching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{DLY:HiZ}	0	12 12	ns ns
	ASP_DOUT delay from Hi-Z after ASP_BCLK launching edge	half-cycle mode, load = 50 pF full-cycle mode, load = 150 pF	t _{DLY:EN}	0 11	15 33	ns ns
	ASP_x load capacitance	ASP_DOUTx	_	0	150	pF




Table 3-11. Switching Specifications—Audio Serial Port (ASP) (Cont.)

Test conditions (unless specified otherwise): VDD_A = 3.3 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND_A = GND_D = 0 V; voltages are with respect to ground; input timings are measured at V_{IL} and V_{IH} thresholds, output timings are measured at V_{OL} and V_{OH} thresholds for VDD_IO logic (as specified in Table 3-8); $T_A = 25^{\circ}C$.

Parameter 1,2,3,4,5			Symbol	Minimum	Maximum	Unit
Primary Mode, VDD_IO = 1.8 V	ASP_FSYNC output sample/frame rate		Fs	32	768	kHz
VDD_IO = 1.6 V	ASP_BCLK frequency		f _{BCLK}	2.8224	24.576	MHz
		enabled, MCLK duty cycle 40-60%		45	55	%
		LK < 22.5792 MHz, MCLK 40–60%		45	55	%
		CLK ≥ 22.5792 MHz, MCLK 45–55%		40	60	%
	PLL bypass, BC	CLK ≥ 22.5792 MHz, MCLK 40–60%		35	65	%
	ASP_FSYNC delay time after ASP_BCL		t _{D:BCLK-FSYNC}	0	20	ns
	ASP_DOUT delay after ASP_BCLK	half-cycle mode, load = 50 pF	t _{D:BCLK-DOUT}	0	16	ns
	launching edge	full-cycle mode, load = 150 pF		0	18	ns
	ASP_DOUT Hi-Z delay after	half-cycle mode, load = 50 pF		0	13	ns
	ASP_BCLK latching edge	full-cycle mode, load = 150 pF		0	13	ns
	ASP_DOUT delay from Hi-Z after ASP_BCLK launching edge	half-cycle mode, load = 50 pF		0	15	ns
	ASP_BCLK launching edge	full-cycle mode, load = 150 pF		7	34	ns
	ASP_x load capacitance	ASP_BCLK		0	50	pF
		ASP_FSYNC		0	50	pF
		ASP_DOUTx		0	150	pF


^{1.} The ASP_BCLK launching edge is selectable. Half-cycle mode = ASP_BCLK launching edge is opposite to latching edge. Full-cycle mode = ASP_BCLK launching edge is same as latching edge.

2.ASP timing in I²S and Left-Justified Modes
Note that ASP_BCLK can be inverted if required; the
figure shows the default polarity in half-cycle mode.



3.ASP timing in TDM Mode

Note that ASP_BCLK can be inverted if required; the figure shows the default polarity in half-cycle mode.



4.ASP_DOUT timing for multiple devices sharing the audio serial port bus—half-cycle mode.



5.ASP_DOUT timing for multiple devices sharing the audio serial port bus—full-cycle mode.





Table 3-12. Switching Specifications—I²C Control Port

Test conditions (unless specified otherwise): VDD_A = 3.3 V; VDD_IO = 1.71–3.63 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND = GND_A = GND_D = 0 V; voltages are with respect to ground; input timings are measured at V_{IL} and V_{IH} thresholds, output timings are measured at V_{OL} and V_{OH} thresholds for VDD_IO logic (as specified in Table 3-8); $T_A = 25^{\circ}C$.

Parameter ^{1,2}	Symbol	Minimum	Maximum	Unit
SCL clock frequency	f _{SCL}	_	1000	kHz
Clock low time	t _{LOW}	500	_	ns
Clock high time	t _{HIGH}	260	_	ns
Start condition hold time (before first clock pulse)	t _{HDST}	260	_	ns
Setup time for repeated start	tsust	260	_	ns
Rise time of SCL and SDA $f_{SCL} \leq 100$ $100 \text{ kHz} < f_{SCL} \leq 400$ $400 \text{ kHz} < f_{SCL} \leq 1000$	kHz	600 180 72	1000 300 120	ns ns ns
Fall time of SCL and SDA $f_{SCL} \leq 100$ $100 \text{ kHz} < f_{SCL} \leq 400$ $400 \text{ kHz} < f_{SCL} \leq 1000$	kHz	6.5 6.5 6.5	300 300 120	ns ns ns
Rise time variation between SDA and SCL	_	_	1.67	Х
Fall time variation between SDA and SCL $ \begin{array}{c} f_{SCL} \leq 100 \\ 100 \text{ kHz} < f_{SCL} \leq 400 \\ 400 \text{ kHz} < f_{SCL} \leq 1000 \\ \end{array} $	kHz	_ _ _	100 100 75	ns ns ns
Setup time for stop condition	t _{SUSP}	260	_	ns
SDA setup time to SCL rising	t _{SUD}	50	_	ns
SDA input hold time from SCL falling ³	t _{HDDI}	0	_	ns
Output data valid (Data/ACK) 4 $f_{SCL} \le 100$ $100 \text{ kHz} < f_{SCL} \le 400$ $400 \text{ kHz} < f_{SCL} \le 1000$	kHz	_ _ _	3450 900 450	ns ns ns
Bus free time between transmissions	t _{BUF}	500	_	ns
SDA bus capacitance	C _B	_	550	pF
SCL/SDA pull-up resistance	R _P	500	_	Ω
Pulse width of spikes to be suppressed	t _{ps}	0	50	ns

^{1.}All timing is relative to thresholds specified in Table 3-8, V_{IL} and V_{IH} for input signals, and V_{OL} and V_{OH} for output signals.



- 3. Data must be held long enough to bridge the transition time, t_{FC} , of SCL.
- 4. Time from falling edge of SCL until data output is valid.

^{2.}I2C control-port timing.



Table 3-13. Switching Specifications—SPI Control Port

Test conditions (unless specified otherwise): VDD_A = 3.3 V; VDD_IO = 1.71–3.63 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND = GND_A = GND_D = 0 V; voltages are with respect to ground; input timings are measured at V_{IL} and V_{IH} thresholds, output timings are measured at V_{OL} and V_{OH} thresholds for VDD_IO logic (as specified in Table 3-8); $T_A = 25^{\circ}C$.

Parameter ¹	Symbol	Minimum	Maximum	Unit
SPI_SCK frequency	f _{SCY}	_	24	MHz
SPI_CS falling edge to SPI_SCK rising edge	t _{SSU}	5	_	ns
SPI_SCK falling edge to SPI_CS rising edge	t _{SHO}	0.5	_	ns
SPI_SCK pulse width low	t _{SCL}	18.5	_	ns
SPI_SCK pulse width high	tsch	18.5	_	ns
SPI_SDI to SPI_SCK setup time	t _{DSU}	5	_	ns
SPI_SDI to SPI_SCK hold time	t _{DHO}	2.5	_	ns
SPI_SCK falling edge to SPI_SDO transition	t _{DL}	0	15	ns
SPI_CS rising edge to SPI_SDO output high-Z		0	15	ns
Bus free time between active SPI_CS	t _{SH}	20		ns

1.SPI control-port timing.







Table 3-14. Switching Specifications—SPI Controller (Hybrid Gain Control)


Test conditions (unless specified otherwise): VDD_A = VDD_IO = 3.3 V; VDD_D = 1.2 V (powered from internal LDO); Ground = GND_A = GND_D = 0 V; voltages are with respect to ground; output timings are measured at 0 V0 and 0 V0 thresholds for VDD_A logic (as specified in Table 3-8); 0 V1 and 0 V2 conditions (unless specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V3 and 0 V4 thresholds for VDD_A logic (as specified in Table 3-8); 0 V5 and 0 V6 and 0 V7 and 0 V8 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V3 and 0 V4 and 0 V5 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V5 and 0 V6 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V8 and 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 and 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 and 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 and 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise): VDD_A logic (as specified in Table 3-8); 0 V9 are the specified otherwise (as specified in Table 3-8); 0 V9 are

Parameter 1,2	Symbol	Minimum	Maximum	Unit
HGC_SCK frequency	f _{SCY}	_	12.288	MHz
HGC_CS falling edge to HGC_SCK rising edge	t _{csu}	30	_	ns
HGC_SCK falling edge to HGC_CS rising edge	t _{CHO}	30	_	ns
HGC_SCK pulse width low	t _{SCL}	40	_	ns
HGC_SCK pulse width high	tsch	40	_	ns
HGC_SCK falling edge to HGC_SDO transition C_{LOAD} (HGC_SDO) = 30 pF		-15	15	ns
C_{LOAD} (HGC_SDO) = 60 pF		-20	20	ns

1.SPI Controller timing, CPHA = 0.



2.SPI Controller timing, CPHA = 1.





4 Functional Description

4.1 Device Power and Reset

The CS5304P is powered using VDD_A1, VDD_A2, VDD_D, and VDD_IO external supplies.

Notes: The VDD_A1 and VDD_A2 rails should be tied together and powered from a single supply. The associated power domain is referred to as VDD_A.

The digital supply, VDD_D, is powered from an internal LDO regulator. The output of the LDO regulator is provided on the LDO D FILT pin—the VDD D pin should be connected to LDO D FILT.

There are no power-sequencing requirements—supplies can be enabled in any order.

The CS5304P is in reset if the RESET pin is asserted (Logic 0), or if the VDD_A or VDD_D supply is below the respective reset threshold defined in Table 3-9.

All ground pins, including the ground paddle, must be tied to a common ground plane directly underneath the CS5304P.

4.2 Hardware Configuration

The CS5304P supports hardware and software control modes. In hardware mode, the device configuration is determined entirely by external resistors connected to the hardware-control pins. In software mode, the I²C/SPI control port is used to configure the device.

In hardware mode, the audio serial port (ASP) configuration is selected using the CONFIG1 and CONFIG2 pins as described in Table 4-1. See Section 4.4 for more details of the sample-rate selection. See Section 4.7 for more details of the ASP operation.

Pin Name	Pin Configuration		Name Pin Configura		Description
CONFIG1	Pull-up to VDD_A	0 Ω	Software control mode (I ² C/SPI)		
		4.7 kΩ	ASP Primary Mode, 44.1 kHz, 48 kHz sample rate		
		22 kΩ	ASP Primary Mode, 88.2 kHz, 96 kHz sample rate		
		100 kΩ	ASP Primary Mode, 176.4 kHz, 192 kHz sample rate		
	Pull-down to GND_A	100 kΩ	ASP Secondary Mode, 176.4 kHz, 192 kHz sample rate		
		22 kΩ	ASP Secondary Mode, 88.2 kHz, 96 kHz sample rate		
		4.7 kΩ	ASP Secondary Mode, 44.1 kHz, 48 kHz sample rate		
		0 Ω	ASP Secondary Mode, autodetect sample rate 1,2		
CONFIG2	Pull-up to VDD_A	0 Ω	ASP TDM Mode—minimum time slots ³		
		4.7 kΩ	ASP TDM Mode—maximum time slots 4,		
			data output on BCLK falling edge (half-cycle mode) ⁵		
		22 kΩ	ASP TDM Mode—maximum time slots ⁴ ,		
			data output on BCLK rising edge (full-cycle mode) ⁶		
		100 kΩ	_		
	Pull-down to GND_A	100 kΩ	_		
		22 kΩ	_		
		4.7 kΩ	ASP Left-Justified Mode		
		0 Ω	ASP I2S Mode		

Table 4-1. Hardware Control—ASP Configuration

^{1.} Valid sample rates for autodetect are 32, 44.1, 48, 88.2, 96, 176.4, and 192 kHz.

^{2.} Autodetect sample rate is only supported in MCLK = 256 fs(base) or MCLK = 512 fs(base) clocking configurations (see Table 4-3).

^{3.} The ASP data format is configured to support the minimum number of time slots necessary for the 4-channel CS5304P output.

^{4.} The ASP data format is configured to support the maximum number of time slots for the applicable BCLK rate.

^{5.} Half-cycle mode = ASP_DOUT launching edge (BCLK falling) is opposite to the receiving-device latching edge (BCLK rising).

^{6.} Full-cycle mode = ASP_DOUT launching edge (BCLK rising) is same as the receiving-device latching edge.



If the ASP is configured for TDM data format with maximum time slots, the TDM slot selection is determined using the CONFIG3 pin as described in Table 4-2. See Section 4.7 for more details of the ASP TDM modes.

Pin Configuration Pin Name Description CONFIG3 Pull-up to VDD A Slots 12-15[1] 0Ω 4.7 kΩ Slots 8-11 [1] 22 kΩ 100 kΩ Pull-down to GND A 100 kΩ Slots 4-7 [2] 22 kΩ 4.7 kΩ Slots 0-3 0Ω

Table 4-2. Hardware Control—TDM Slot Selection

The clock-reference and ASP channel-ordering configuration is determined using the CONFIG4 pin as described in Table 4-3. See Section 4.4 for more details of the CS5304P clocking architecture. See Section 4.7.5 for more details of the ASP reverse channel-order option.

Table 4-3 Hardware Control—Clocking Configuration

Table 4-5. The	indware control—clocking configure	ation
ration	Clock Reference 1,2,3,4	F

Pin Name	Pin Configura	tion	Clock Reference 1,2,3,4	PLL	Channel Order
CONFIG4	Pull-up to VDD_A	0 Ω	BCLK = 64 fs	Enabled	Default
		4.7 kΩ	MCLK = 512 fs(base)	Bypass	Default
		22 kΩ	MCLK = 256 fs(base)	Enabled	Default
		100 kΩ	MCLK = 512 fs(base)	Enabled	Default
	Pull-down to GND_A	100 kΩ	MCLK = 512 fs(base)	Enabled	Reversed
		22 kΩ	MCLK = 256 fs(base)	Enabled	Reversed
		4.7 kΩ	MCLK = 512 fs(base)	Bypass	Reversed
		0 Ω	BCLK = 64 fs	Enabled	Reversed

^{1.}fs = sample rate, 44.1, 48, 88.2, 96, 176.4, or 192 kHz.

In hardware mode, the digital filter selection is determined using the CONFIG5 pin as described in Table 4-4. See Section 4.6 for more details of the digital filters.

Table 4-4. Hardware Control—Digital Filter Selection

Pin Name	Pin Configura	tion	Description
CONFIG5	Pull-up to VDD_A	0 Ω	Minimum phase, slow roll-off, HPF bypass
		4.7 kΩ	Minimum phase, fast roll-off, HPF bypass
		22 kΩ	Linear phase, slow roll-off, HPF bypass
		100 kΩ	Linear phase, fast roll-off, HPF bypass
	Pull-down to GND_A	100 kΩ	Linear phase, fast roll-off, HPF enabled
		22 kΩ	Linear phase, slow roll-off, HPF enabled
		4.7 kΩ	Minimum phase, fast roll-off, HPF enabled
		0 Ω	Minimum phase, slow roll-off, HPF enabled

In hardware mode, the device configuration is latched when reset is released (either power-on reset or deassertion of the RESET pin). In hardware mode, the configuration cannot be changed while the device is operational. To update the device configuration, the RESET pin must be asserted (Logic 0), or the device power cycled, in order to read new settings on the CONFIGx pins.

If software mode is selected (i.e., CONFIG1 is connected to VDD_A), the ASP configuration and digital-filter selection are controlled by register writes via the applicable control interface. Unused CONFIGx pins should be terminated as described in Section 1.3.

^{1.}Slots 8-15 are only valid in 16-slot TDM Mode.

^{2.}Slots 4-7 are only valid in 8-slot or 16-slot TDM Mode.

^{2.}fs(base) is the base sample rate. fs(base) = 48 kHz for 48 kHz-related sample rates; fs(base) = 44.1 kHz for 44.1 kHz-related sample rates.

^{3.}BCLK 64 fs configuration is only supported in ASP Secondary Mode.

^{4.} Autodetect sample rate (see Table 4-1) is only supported in MCLK = 256 fs(base) or MCLK = 512 fs(base) clocking configurations.



Notes: In software mode, the CONFIG2, CONFIG3, and CONFIG4 pins can optionally be used to support the hybrid gain control function (see Section 4.5.4).

In software mode, the CONFIG5 pin is used to select the I²C target address (see Section 4.8). If the SPI control interface is used, it is recommended to connect the CONFIG5 pin to GND.

4.3 Software Configuration

Software control mode is enabled if the CONFIG1 pin is connected to VDD_A. In software control mode, the CS5304P is configured by writing to control registers using the control port.

The control port supports I²C and SPI modes of operation; the applicable mode is detected automatically on the respective interface pins. In I²C mode, the target address is selectable using the CONFIG5 pin. See Section 4.8 for further details of the I²C/SPI control port.

In software control mode, GLOBAL_EN is used as the global control field for enabling/disabling the CS5304P functions. The device should be configured using the applicable control registers before setting GLOBAL_EN.

Note: The clocking (Section 4.4) and ASP (Section 4.7) control registers are only valid on the rising edge of GLOBAL_ EN. Writing to these registers has no effect at any other time. It is recommended to select the disabled state (GLOBAL_EN = 0) before writing to these registers.

A reset of the CS5304P can be triggered by writing 0x5A to the SW_RESET field. A software reset disables all functions and sets the control registers to their default states.

4.4 System Clocking

Clocking for the CS5304P is provided from the ASP interface (BCLK) or else using the dedicated MCLK input.

The integrated PLL can be used to generate the internal system clock from the external reference. The MCLK signal can be used as a direct clock reference, bypassing the PLL. If BCLK is selected as the clock reference, the PLL is always used and cannot be bypassed.

In ASP Secondary Mode, the FSYNC input is used to control the ADC sample timing, enabling multiple CS5304P devices to operate synchronously in a system. See Section 4.7 for more details of the ASP.

The clocking architecture is illustrated in Fig. 4-1.




Figure 4-1. System Clocking



4.4.1 Hardware Control Mode

In hardware control mode, the clocking configuration is determined by the CONFIG4 pin (see Section 4.2). Four possible clocking configurations are supported as follows:

- BCLK reference—64 fs, PLL enabled
- MCLK reference—512 fs(base), PLL bypass
- MCLK reference—256 fs(base), PLL enabled
- MCLK reference—512 fs(base), PLL enabled

The clocking configuration is defined with reference to the sample rate (fs). Note that fs(base) is the *base sample rate*; fs(base) = 48 kHz for 48 kHz-related sample rates, fs(base) = 44.1 kHz for 44.1 kHz-related sample rates.

The sample rate is selected using the CONFIG1 pin as described in Section 4.2. Sample rates 44.1 kHz–192 kHz can be configured, or else the autodetect option (32 kHz–192 kHz) automatically configures the device according to the ASP interface clock signals. Note the autodetect sample-rate option is only valid if the clock reference source is MCLK (with or without PLL) and the ASP is operating in Secondary Mode (see Section 4.7).

The BCLK 64 fs configuration enables the CS5304P to be clocked from the audio serial port (ASP) operating in Secondary Mode, with no requirement for any other clock reference. Note that, in the BCLK 64 fs clocking configuration, the ASP data format must be either I²S or left-justified.

The MCLK-referenced configurations use a fixed clock frequency of 12.288 / 24.576 MHz (for 48 kHz-related sample rates), or 11.2896 / 22.5792 MHz (for 44.1 kHz-related sample rates).

The supported clocking configurations are summarized in Table 4-5.

PLL Select Reference Source Description Reference Frequency ASP Operating Conditions 1 BCLK = 64 fs Enabled BCLK 64 × sample rate Secondary Mode only, I2S or left-justified data formats, sample rates 44.1–192 kHz, sample-rate autodetect not supported. MCLK = 512 fs(base) Bypass **MCLK** 24.576 MHz or 22.5792 MHz Primary or Secondary Mode, I2S, left-justified, or TDM data formats, MCLK = 256 fs(base) Enabled MCLK 12.288 MHz or 11.2896 MHz sample rates 32-192 kHz, MCLK = 512 fs(base) Enabled MCLK 24.576 MHz or 22.5792 MHz sample-rate autodetect supported.

Table 4-5. System Clock Configuration

The sample rate must be related to the system clock reference as described in Table 4-6.

Reference Source	Clocking Configuration	Reference Frequency (MHz)	Sample Rate (kHz)
BCLK	BCLK = 64 fs	2.8224	44.1
		5.6448	88.2
		11.2896	176.4
		3.072	48
		6.144	96
		12.288	192
MCLK	MCLK = 256 fs(base)	11.2896	44.1, 88.2, 176.4
		12.288	32, 48, 96, 192
	MCLK = 512 fs(base)	22.5792	44.1, 88.2, 176.4
		24.576	32, 48, 96, 192

Table 4-6. Sample Rate Options

Note that, if MCLK is configured as the clock source (with or without PLL) and the ASP is configured in Secondary Mode, the external clocks (MCLK, BCLK, and FSYNC) must be derived from a common clock source. The clocks must be synchronized, but the phase difference is not important.

^{1.} See Section 4.7 for details of the audio serial port (ASP).



4.4.2 Software Control Mode

In software (I2C/SPI) control mode, the clocking configuration is selected using the following control fields:

• The sample rate is configured using SAMPLE_RATE. Sample rates 32 kHz–768 kHz can be configured, or else the autodetect option automatically configures the device according to the ASP interface clock signals. The sample rate must be related to the system clock reference as described in Table 4-8.

Note that the sample-rate autodetect option is only valid if all the following conditions are met:

- Sample rate is 32 kHz-192 kHz
- The clock reference source is MCLK (with or without PLL)
- ASP is operating in Secondary Mode (see Section 4.7)
- The system clock source is selected using SYSCLK_SRC. The clock source can be either MCLK or the output from the PLL. If MCLK is selected (i.e., PLL bypass), the MCLK frequency must be 24.576 MHz (for 48 kHz-related sample rates) or 22.5792 MHz (for 44.1 kHz-related sample rates).
- The input reference to the PLL is selected using PLL_REFCLK_SRC. The reference can be either MCLK or BCLK. Note the BCLK reference is only valid if the ASP is operating in Secondary Mode.
- The frequency of the PLL input reference is configured using PLL REFCLK FREQ.

The supported clocking configurations are summarized in Table 4-7.

Sample Rate SYSCLK_SRC PLL_REFCLK_SRC Description Reference Frequency Autodetect Supported 0 X MCLK reference, PLL bypass 24.576 MHz or 22.5792 MHz Yes MCLK reference, PLL enabled 1 1 Configured by Yes PLL REFCLK FREQ 1 0 BCLK reference, PLL enabled No

Table 4-7. System Clock Configuration

The sample rate must be related to the system clock reference as described in Table 4-8.

Reference Frequency (MHz)	PLL_REFCLK_FREQ	Sample Rate (kHz) ¹
2.8224	00	44.1, 88.2, 176.4, 352.8, 705.6
5.6448	01	
11.2896	10	
22.5792	11	
3.072	00	32, 48, 96, 192, 384, 768
6.144	01	
12.288	10	
24.576	11	

Table 4-8. Sample Rate Options

Note that, if MCLK is configured as the clock source (with or without PLL) and the ASP is configured in Secondary Mode, the external clocks (MCLK, BCLK, and FSYNC) must be derived from a common clock source. The clocks must be synchronized, but the phase difference is not important.

4.5 ADC and Analog Input

The CS5304P supports four analog input channels, each incorporating a high-performance sigma-delta analog-to-digital converter (ADC). Digital volume and mute control is provided on each input channel.

Note that the digital volume and mute controls are supported in software (I²C/SPI) control mode only. In hardware control mode, all channels are enabled with 0 dB gain.

4.5.1 ADC Path Enable

The analog input and ADC paths are enabled using INx_ADC_EN (where x indicates the channel number 1–4).

^{1.} Sample rate is configured using SAMPLE RATE.



Note: For each pair of ADC input paths (1–2 or 3–4) both paths must always be configured in the same state (enabled or disabled). For example, input path 1 should not be enabled without also enabling input path 2.

The polarity of the ADC output can be inverted using INx_INV for the respective channel.

The CS5304P supports selectable impedance on the input pins. The mid-impedance option is configured by default. The input pins can be configured high impedance by setting IN12_HIZ or IN34_HIZ. Each control bit configures a pair of input channels. Note that power consumption is increased in the high-impedance configuration.

4.5.2 Digital Volume and Mute

The ADC signal path incorporates a digital volume control, supporting a gain range of –127.5 dB to 0 dB in 0.5 dB steps. Volume ramping and digital mute is also supported.

The digital volume is configured using INx_VOL for the respective input channel. The digital mute is enabled by setting INx_MUTE.

Writing to the volume or mute fields has no effect on the signal path until a 1 is written to IN_VU. Writing 1 to IN_VU causes the volume and mute settings to be updated on all input paths simultaneously.

When the volume or mute is changed, the gain of the affected signal paths is ramped up or down to the new setting. For increasing gain, the rate is controlled by IN_RAMP_RATE_INC; for decreasing gain, the rate is controlled by IN_RAMP_RATE_DEC.

Note: The IN_RAMP_RATE_INC and IN_RAMP_RATE_DEC fields should not be changed while a volume ramp is in progress.

4.5.3 Input Clip Warning

The CS5304P provides a clip-warning function on the ADC input paths; this can be used to provide a warning of large or clipped signal levels. The clip warning is indicated using latching status bits, and can also be configured as a logic output on a hardware pin.

The clip-warning threshold level is configured using IN_CLIP_THRESH. The selected level applies to all input paths.

If an input signal exceeds the clip-warning threshold, the INx_CLIP_WARN bit is set (where *x* indicates the channel number 1–4). These bits are latching fields which, once set, remain set until a 1 is written to the respective bits. These bits can be polled at any time or in response to the logic output signal being asserted.

The clip-warning status can be configured as a logic output on a hardware pin. This is supported on different pins by setting the applicable control bit shown in Table 4-9.

The logic output is active low, i.e., Logic 0 if the clip-warning threshold is exceeded on any input path. The logic output can be either CMOS driven or open drain; this is selected using CLIP_OP_CFG.

Pin Name	Power Supply ¹	Output Enable	Notes
CONFIG4	VDD_A	CONFIG4_CLIP_EN	Clip-warning output is not supported if hybrid gain control (see
CONFIG3	VDD_IO	CONFIG3_CLIP_EN	Section 4.5.4) is used.
CONFIG2	VDD_IO	CONFIG2_CLIP_EN	
SPI_CS	VDD_IO	SPI_CS_CLIP_EN	Clip-warning output is not supported if the SPI control port (see Section 4.8.2) is used.
ASP_DOUT4	VDD_IO	ASP_DOUT4_CLIP_EN	Clip-warning output is not supported if the ASP (see
ASP_DOUT3	VDD_IO	ASP_DOUT3_CLIP_EN	Section 4.7) is configured for 705.6 kHz or 768 kHz sample rate.
ASP_DOUT2	VDD_IO	ASP_DOUT2_CLIP_EN	

Table 4-9. Clip Warning Output

^{1.}The digital I/O logic levels for each pin are defined with respect to the applicable power supply. See Table 3-8 for details.



4.5.4 Hybrid Gain Control (HGC)

The CS5304P provides the capability to control an external preamplifier (or PGA) associated with the ADC input path. The combination of internal and external gain can be used to optimize the dynamic range of the signal path across a wide range of signal levels.

In typical applications, separate gain stages are provided for analog and digital control of the signal path. The analog stage provides a coarse gain control; the digital stage enables fine adjustment. The CS5304P enables external (analog) and internal (digital) gain adjustments to be fully synchronized across the combined gain range.

A configurable transient-masking function is integrated with the gain-control circuits; this enables seamless gain adjustment by actively suppressing the switching transients often associated with the analog gain selection.

The external PGA is controlled by the CS5304P using a serial interface implemented on the CONFIG pins as shown in Fig. 4-2. Multiple PGAs can be independently controlled in a daisy-chain configuration.




Figure 4-2. Hybrid Gain Control

To configure the signal path, the host processor writes control data to the CS5304P, which then forwards the data to the external PGAs using the serial interface. Zero-cross detection is used to synchronize the PGA configuration with the input signal and with the CS5304P digital volume control, ensuring seamless operation across the combined gain range.

Volume ramping is supported on the internal digital volume (see Section 4.5.2); the volume ramp is coordinated with the external PGA control, enabling smooth transitions across the full range of the internal and external gain selections.

The SPI controller interface can also be used to control auxiliary functions associated with the analog input path (e.g., high-pass filter, pad, or phantom power) using a port expander or similar external IC.

4.5.4.1 SPI Controller Interface Configuration

The SPI controller interface is supported using the CONFIG2, CONFIG3, and CONFIG4 pins, which must be configured for the SPI function if required. The SPI function is enabled using HGC_SPI_EN. The interface comprises three connections as follows:

- CONFIG2/HGC SCK = Clock output
- CONFIG3/HGC SDO = Data output
- CONFIG4/HGC CS = Chip select (CS), active low

Note: The SPI interface connections are powered by VDD_A. The digital I/O levels for these pins are referenced to nominal 3.3 V logic (see Table 3-8).

The CS5304P configures the analog gain circuits using a bit pattern which is transmitted to each of the connected devices in a daisy-chain manner. The bit pattern is shifted through each of the connected devices, allowing each device to be individually controlled via a shared data interface.



The SPI interface is fully configurable and flexible to support a wide variety of external gain-control implementations. The SPI data definition is not fixed on the CS5304P; the SPI data can be configured to support whatever bit patterns are required in the specific application.

The number of bits associated with each connected device is configured using the CHx_BIT_PATT_LENGTH field for the respective audio channel. This field should be set to 0 for any audio channel where there is no associated device to be controlled.

A maximum of two auxiliary devices can also be controlled (e.g., for high-pass filter, pad, or phantom-power selection). The number of bits associated with the auxiliary devices is configured using the respective AUXx_BIT_PATT_LENGTH field. This field should be set to 0 if there is no associated device to be controlled.

Typical connections are shown in Fig. 4-3. Note the CS5304P transmits the bit patterns in the sequence AUX2, AUX1, ... CH4, CH2, CH1. The daisy-chain wiring of the external devices must be in the order shown in Fig. 4-3, to ensure each device is configured with its corresponding bit pattern.




Figure 4-3. Hybrid Gain Interface Connections

The SPI controller is configurable to support different timing and signal-polarity options. The CPOL bit controls the polarity of the clock output; the CPHA bit controls which phase of the clock cycle the data output is valid. See Table 3-14 for timing specifications.

The SPI clock rate is derived as an integer division of the system clock frequency (24.576 MHz for 48 kHz-related sample rates, or 22.5792 MHz for 44.1 kHz-related sample rates). The SPI clock rate is configured using SCK_DIV. The fastest SPI clock rate is 12.288 MHz or 11.2896 MHz, depending on sample rate. Slower clock rates can be used to ensure correct timing of the bus signals in applications where a large load capacitance is connected to the SPI outputs.

The minimum idle period between SPI transactions is configured using CS_IDLE_DUR. The delay between the falling $\overline{\text{CS}}$ edge and the first SCK edge is configured using CS_FALL_DELAY. The minimum delay between the last SCK edge and the rising $\overline{\text{CS}}$ edge is configured using $\overline{\text{CS}}$ _RISE_DELAY.



Note that, in normal operation, the timing of the rising $\overline{\text{CS}}$ edge is controlled by the zero-cross detection; the $\overline{\text{CS}}$ _RISE_DELAY field determines the minimum delay.

The $\overline{\text{CS}}$ output is asserted low at the start of each SPI transaction; the SPI controller then transmits the bit patterns for as many audio/ $\underline{\text{aux}}$ channels as are configured with a non-zero bit-pattern length. After all the bit patterns have been transmitted, $\overline{\text{CS}}$ is set high to complete the transaction (see Section 4.5.4.2 for further details on timing).

4.5.4.2 Gain Control Optimization

The CS5304P provides tunable parameters to minimize any audible artifacts when changing the gain configuration.

After a bit pattern has been clocked out to configure the analog gain circuits, the CS5304P waits for a zero-cross detection in the affected audio channel before completing the SPI transaction by deasserting the CS signal. This ensures the gain change is aligned with the zero crossing, on the assumption that deasserting the CS (Logic 1) causes the new gain setting to be applied immediately in the external circuit. A timeout for zero-cross detection is configured using ZC TIMEOUT.

The digital gain for each signal path is controlled internally to the CS5304P. After the analog gain is updated, a delay is applied before updating the digital gain. The delay is used to account for the time difference between the analog gain being updated and the change in signal level reaching the gain-control block. The delay, configured using DIG_VOL_DELAY, is used to align the analog and digital gain updates in the audio stream.

The DIG_VOL_DELAY field should be set equal to the sum of the external path delay (analog gain circuit + input buffer) and the ADC filter group delay. The ADC filter characteristics are specified in Table 3-5. The combined delay should be rounded down for the purposes of selecting the nearest DIG_VOL_DELAY option.

A transient-masking function is also available; this is enabled using TM_EN. If enabled, the CS5304P repeats one audio sample for the duration of the transient period, masking the artifact arising from the gain change.

The TM_DELAY field defines the time from the analog gain update to the onset of the transient masking. The duration of the masking is configured using TM_HOLD_TIME.

Transient masking is most effective on low-amplitude signals and is not recommended for larger signals. The CS5304P incorporates a level detector to selectively determine whether the masking should be applied. The transient-masking level detector is enabled on each audio channel using the respective CHx_TM_LD_EN bit. The level detector calculates the signal level using an exponential moving average (EMA) function; the time constant is configurable using TM_LD_TIME.

If the level detector is enabled, the threshold for transient masking is configured using TM_LD_THRESH—masking is applied if the signal level is below the threshold. If the level detector is disabled, transient masking is applied regardless of the signal level.

4.5.4.3 Audio Channel Gain Control

The host processor configures the analog and digital gain for each audio channel by writing to the respective CHx_ANA_VOL and CHx_DIG_VOL fields. The host also writes the CHx_BIT_PATT fields to provide the bit pattern to configure the external device for the required analog gain.

Note: The bit pattern is a maximum of 32 bits (the size is configured using CHx_BIT_PATT_LENGTH). If the bit pattern is 16 bits or less, it is stored in the CHx_BIT_PATT_1 field. The MSB represents the first-transmitted bit of the pattern; one or more of the LSBs may be unused, depending on the size of the bit pattern. If the bit pattern is more than 16 bits, the remaining bits are stored in CHx_BIT_PATT_0.

The analog and digital gain settings do not become effective immediately on updating the control fields. Writing 1 to CHx_UPDATE indicates the settings for the respective audio channel have been updated and are ready to be applied; the CS5304P services each updated channel in turn and applies the respective gain settings at the earliest opportunity. Note that the exact timing varies, dependent on the zero-cross detection for each affected channel.

The BUSY_STS bit, if set, indicates that gain updates are pending for one or more audio channels (i.e., gain settings have been written to the CS5304P, but not yet applied to the respective audio paths). The bit is cleared automatically when all updates have been applied to the respective channels.

Note that the gain settings and bit patterns for each audio channel can be written at any time, regardless of whether an earlier update is currently pending for that channel.



If ADC input summing is enabled (see Section 4.5.5), the combined paths are configured using the control registers associated with the lowest-numbered ADC in the group. For example, the ADC3+ADC4 group is configured using the IN3/ADC3 control registers. The SPI-controlled gain function is only supported for the lowest-numbered ADC in the group; the bit pattern length (CHx BIT PATT LENGTH) must be set to 0 for all other input channels in each group.

If an audio channel is enabled, but does not have any associated SPI-controlled external gain circuit, the analog gain and digital gain for the respective channel must be maintained at 0 dB (default).

For efficiency of the host-processor interactions, the CHx_BIT_PATT, CHx_ANA_VOL, and CHx_DIG_VOL fields can be written as a contiguous block (i.e., one auto-incrementing I²C/SPI write operation). The CHx_UPDATE bit can be set in the same I²C/SPI operation as writing to the corresponding CHx_DIG_VOL.

Note: If CHx_UPDATE is written 0 when updating the volume/bit-pattern fields, the settings are latched internally but the updates are not applied to the audio path and do not cause the BUSY_STS bit to be set. Writing 0 to CHx_UPDATE is used in the initialization steps described in Section 4.5.4.6. The hybrid gain control must be initialized as described in Section 4.5.4.6 before writing 1 to any of the CHx_UPDATE bits.

4.5.4.4 Gain Ramping Control

The CS5304P supports independent control of the analog (coarse) and digital (fine) gain stages of the input path. When the digital gain is updated, the gain is ramped up or down to the new value; the ramp rate is configurable as described in Section 4.5.2. When the analog gain is updated, the CS5304P uses the digital gain to provide a ramped response, masking the larger step size of the analog gain.

For example, if the analog gain is increased by 3 dB, the gain step is initially canceled out by decreasing the digital gain by –3 dB. Following this, the digital gain is smoothly ramped up by 3 dB to give the desired overall gain.

Note there is no restriction on whether the analog, digital, or both gains are updated in the same operation—the gain ramping is supported for all combinations.

The gain ramping is illustrated in Fig. 4-4. In the example shown, the analog gain is updated from 0 dB to 3 dB. The digital gain is updated from 2 dB to 1 dB. The digital gain is initially set to –1 dB and then ramped to give a smooth transition from 2 dB to 4 dB in the overall (analog + digital) response.




Figure 4-4. Gain Ramping

The gain ramping is configurable using STEP_RAMP_EN. If this bit is set (default), the CS5304P uses a step change in the digital gain to mask the analog gain steps. If this bit is clear, there is no masking of the analog gain steps.

Note: If gain ramping is enabled (STEP_RAMP_EN = 1), the volume increasing/decreasing ramp rates must be set to nonzero values. See Section 4.5.2 to configure the volume ramp rates.



4.5.4.5 Auxiliary Device Control

The host processor configures the auxiliary devices by writing to the respective AUXx_BIT_PATT fields. Each field contains the bit pattern to configure the respective external device as required.

Note: The bit pattern is a maximum of 32 bits (the size is configured using AUXx_BIT_PATT_LENGTH). If the bit pattern is 16 bits or less, it is stored in the AUXx_BIT_PATT_1 field. The MSB represents the first-transmitted bit of the pattern; one or more of the LSBs may be unused, depending on the size of the bit pattern. If the bit pattern is more than 16 bits, the remaining bits are stored in AUXx_BIT_PATT_0.

If the auxiliary bit patterns are updated, the new settings are latched internally and are not reflected in the SPI data output until a 1 is written to INIT_UPDATE. Note that the host processor must confirm that the gain controller is idle (BUSY_STS = 0) before writing to INIT_UPDATE.

4.5.4.6 Initialization

The hybrid gain controller must be initialized to ensure correct gain-ramping behavior. The host processor should configure the bit patterns, analog gain, and digital gain fields for all channels—writing CHx_UPDATE = 0 for each audio channel—and then write 1 to INIT_UPDATE to transmit the bit patterns and initialize the internal gain-control algorithms. Note that the host processor must confirm that the gain controller is idle (BUSY STS = 0) before writing to INIT_UPDATE.

Note: There is no zero-cross detection or transient masking when using INIT_UPDATE, so audible artifacts may occur. It is recommended to mute all audio channels (using INX MUTE) to suppress any unintended transients.

Writing to INIT_UPDATE has no effect if BUSY_STS = 1, indicating that gain updates are pending for one or more audio channels. The host processor can cancel any pending gain updates by writing 1 to ABORT—this can be used to return the controller to the idle state as guickly as possible, in readiness for initializing the system with a new configuration.

If the ABORT bit is written, the CS5304P does not become idle until it has finished applying the updates to the audio channel currently being processed. The host processor must always check the controller is idle (BUSY_STS = 0) before writing to INIT_UPDATE.

Note: Any gain updates that are canceled using the ABORT bit may result in an inconsistency between the register map and the respective internal/external gain settings. The ABORT bit should only be used as part of a control sequence that also uses INIT UPDATE to apply a new configuration to all channels.

4.5.5 ADC Input Summing

The ADC signal paths can be combined in groups of two or four channels; this can be used to achieve enhanced dynamic-range performance on the respective paths.

The ADC input summing is configured using IN_SUM_MODE. The supported options are described in Table 4-10.

Note: The IN_SUM_MODE field should not be changed while GLOBAL_EN is set. The GLOBAL_EN bit should always be cleared before writing to IN_SUM_MODE.

Configuration	Description	Input Summing Configuration
Default	4-channel output	ADC1-ADC4 as individual ADCs
ADCs combined in groups of two	2-channel output	ADC1+ADC2
		ADC3+ADC4
ADCs combined as a group of four	1-channel output	ADC1+ADC2+ADC3+ADC4

Table 4-10. ADC Input Summing



If the ADC paths are combined, the respective analog input connections must be linked together to provide the same input to each of the respective ADC channels. Typical connections are shown in Fig. 4-5.

The combined ADC paths are configured using the control registers associated with the lowest-numbered ADC in the group. For example, the ADC3+ADC4 group is configured using the IN3/ADC3 control registers.




Figure 4-5. Input Summing

4.5.6 External Components

The analog input channels are supported using external buffer circuits, also incorporating anti-alias filters. A typical buffer circuit is shown in Fig. 2-1; the typical buffer circuit shown produces a full-scale (0 dBFS) output from a 8 V_{RMS} differential input.

Note that other input-buffer circuit topologies are possible, including support for single-ended input signals and the use of single-ended op-amps.

The CS5304P input impedance is configurable as described in Section 4.5.1. The design of the input buffer circuit should be consistent with the applicable input impedance. The buffer circuit shown in Fig. 2-1 supports both of the available input-impedance selections.

4.6 Digital Filter Selection

The ADC input path incorporates a decimation filter and a high-pass filter. Four types of decimation filter are supported:

- · Fast roll-off, minimum phase
- · Fast roll-off, linear phase
- · Slow roll-off, minimum phase
- · Slow roll-off, linear phase

The minimum-phase filters offer the lowest latency and an impulse response with no pre-ringing, at the expense of potential in-band phase distortion. The linear-phase filters have no phase distortion, but also higher latency and a symmetric impulse response.

The slow roll-off filters offer the best impulse response and signal clarity across the audio bandwidth, minimizing latency and phase distortion up to 20 kHz. The fast roll-off filters maximize the signal bandwidth (as a function of the selected sample rate), and widen the stop band to a lower minimum frequency.

In hardware control mode, the filter selection is determined by the CONFIG5 pin (see Section 4.2). In software (I²C/SPI) control mode, the decimation filter is selected using IN_FILTER_SEL; the high-pass filter is enabled using IN_HPF_EN.

Performance plots showing the characteristics of the different filters are shown in Section 7.



4.7 Audio Serial Port (ASP)

The multichannel ASP supports the output of digital audio samples from the CS5304P. The ASP can be configured as a primary or secondary interface, and supports I2S, left-justified, and TDM data formats. The audio samples can be distributed across four data lines, enabling additional bandwidth and flexibility.

Timing specifications for the ASP are described in Table 3-11. An option is supported to drive the output data (DOUT) on the rising or falling BCLK edge; driving on the rising edge (assuming noninverted BCLK polarity) can be used to support a larger load capacitance by increasing the time between the launching edge from the CS5304P and the sampling edge at the receiving device.

In hardware control mode, the ASP data format is determined by the CONFIGx pins (see Section 4.2). In software (I²C/SPI) control mode, the ASP data format is configured using register fields.

In hardware mode, sample rates 32 kHz–192 kHz are supported. In software mode, the CS5304P supports sample rates 32 kHz–768 kHz.

4.7.1 Primary and Secondary Operation

The ASP interface can operate as a primary or secondary interface. In the primary configuration, the BCLK and FSYNC signals are generated by the CS5304P. In the secondary configuration, the BCLK and FSYNC pins are inputs, allowing another device to drive the respective signals.

In hardware control mode, the ASP is configured as a primary or secondary interface using the CONFIG1 pin (see Section 4.2). In software control mode, the ASP primary/secondary configuration is selected using ASP PRIMARY.

The ASP operation as a primary or secondary interface is illustrated in Fig. 4-6 and Fig. 4-7.




Figure 4-6. Primary Mode




Figure 4-7. Secondary Mode



4.7.2 ASP Data Formats

The ASP interface can be configured to operate in I2S, left-justified, or TDM data formats as illustrated in Fig. 4-8 through Fig. 4-10. The data-bit order is MSB first in each case; data words are encoded in 2's complement (signed, fixed-point) format. Each audio sample is allocated a time slot within the FSYNC frame. Multiple data lines provide capacity to support different audio channels concurrently on different data pins.

 In I²S Mode, the MSB is valid on the second BCLK rising edge following a FSYNC transition. The other bits up to the LSB are valid on each successive BCLK cycle. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.
 I²S Mode data format is shown in Fig. 4-8.




Figure 4-8. I2S Data Format

• In Left-Justified Mode, the MSB is valid on the first BCLK rising edge following a FSYNC transition. The other bits up to the LSB are valid on each successive BCLK cycle. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.

Left-Justified Mode data format is shown in Fig. 4-9.




Figure 4-9. Left-Justified Data Format

In TDM modes, the MSB of the first channel is valid on the second BCLK rising edge following the rising FSYNC
edge. Subsequent channels follow immediately after the previous one. Depending on word length, BCLK frequency,
and sample rate, there may be unused BCLK cycles between the LSB of the last channel data and the start of the
next FSYNC frame.

In Primary Mode, the FSYNC output resembles the frame pulse shown in Fig. 4-10. In Secondary Mode, the FSYNC pulse duration can be anything less than 1/Fs, provided the falling edge of the frame pulse occurs at least one BCLK period before the rising edge of the next frame pulse.

TDM Mode data format is shown in Fig. 4-10.




Figure 4-10. TDM Data Format

4.7.3 ASP Configuration

In hardware control mode, the ASP data format is determined by the CONFIG1 and CONFIG2 pins (see Section 4.2).

In software control mode, the ASP data format is configured using SAMPLE_RATE and ASP_FORMAT. If ASP Primary Mode is selected (see Section 4.7.1), the BCLK frequency is configured using ASP_BCLK_FREQ.

In software control mode, the BCLK polarity is selected using ASP_BCLK_INV. The polarity selection is valid in primary and secondary modes, and determines whether the data is valid for sampling on the rising edge or the falling edge.

The BCLK polarity is illustrated in Fig. 4-11 and Fig. 4-12. Note that, in hardware control mode, the BCLK polarity is assumed to be noninverted.




Figure 4-11. Noninverted BCLK

Figure 4-12. Inverted BCLK

In TDM Mode, the two data-format options are supported as follows:

- TDM Mode—minimum time slots. The ASP data format is configured to support the minimum number of time slots necessary for the 4-channel CS5304P output. This mode allows the BCLK rate to be as low as possible, equating to a minimum of 32 BCLK cycles per audio sample.
- TDM Mode—maximum time slots. The ASP data format is configured to support the maximum number of time slots for the applicable BCLK rate. The mode is designed for the maximum BCLK rate (22.5792 MHz for 44.1 kHz-related sample rates, or 24.576 MHz for 48 kHz-related sample rates), enabling the maximum possible bandwidth on the ASP data bus to be shared with other devices.

Note that, for sample rates >96 kHz, the TDM data format is the same regardless of the minimum/maximum time-slot option.

If the ASP is configured for TDM Mode with maximum time slots, the output data (DOUT) can be driven either on the rising or falling BCLK edge. Driving on the rising edge (assuming noninverted BCLK polarity) can be used to support a larger load capacitance by increasing the time between the launching edge from the CS5304P and the sampling edge at the receiving device.



Note that the ASP timing options are dependent on the behavior of the receiving device. It is assumed, for noninverted BCLK, the data is sampled on the rising BCLK edge. Similarly, for inverted BCLK, it is assumed the data is sampled on the falling BCLK edge.

The DOUT drive options for half-cycle and full-cycle mode are described in Table 4-11. In full-cycle mode, the output data is driven on the same BCLK edge as it is sampled (i.e., one full BCLK cycle before the sampling edge).

Table 4-11.	TDM Mode	(Maximum 1	Time Slots	-DOUT	Drive Timing
-------------	----------	------------	------------	-------	---------------------

TDM Mode 1	BCLK Polarity ²	DOUT launching (drive) edge	DOUT latching (sampling) edge
Half-cycle	Noninverted	BCLK falling	BCLK rising
	Inverted	BCLK rising	BCLK falling
Full-cycle	Noninverted	BCLK rising	BCLK rising
	Inverted	BCLK falling	BCLK falling

^{1.} The TDM variant is selected using the CONFIG2 pin (in hardware control mode) or ASP_FORMAT (in software control mode).

The ASP configuration depends on the sample rate and the selected data format as described in Table 4-12. The output data is provided on one or more ASP_DOUTx pins, depending on the selected data format.

Table 4-12. ASP Data Format

ASP Format ¹	ASP Sample Rate ^{2,3}	DOUT pins used	Time slots per frame ⁴	BCLK 5,6
I ² S, Left-Justified	32 kHz	2	2	BCLK ≥ 64 fs [7]
	44.1 kHz, 48 kHz	2	2	BCLK ≥ 64 fs
	88.2 kHz, 96 kHz	2	2	BCLK ≥ 64 fs
	176.4 kHz, 192 kHz	2	2	BCLK ≥ 64 fs
	352.8 kHz, 384 kHz	2	2	BCLK = 64 fs
	705.6 kHz, 768 kHz	_	_	_
	Autodetect (32 kHz-192 kHz)	2	2	BCLK ≥ 64 fs
TDM—minimum time slots	32 kHz	1	4	BCLK ≥ 128 fs [7]
	44.1 kHz, 48 kHz	1	4	BCLK ≥ 128 fs
	88.2 kHz, 96 kHz	1	4	BCLK ≥ 128 fs
	176.4 kHz, 192 kHz	1	4	BCLK = 128 fs
	352.8 kHz, 384 kHz	2	2	BCLK = 64 fs
	705.6 kHz, 768 kHz	4	1	BCLK = 32 fs
	Autodetect (32 kHz-192 kHz)	1	4	BCLK ≥ 128 fs
TDM—maximum time slots	32 kHz	1	16	BCLK ≥ 512 fs [7]
	44.1 kHz, 48 kHz	1	16	BCLK = 512 fs
	88.2 kHz, 96 kHz	1	8	BCLK = 256 fs
	176.4 kHz, 192 kHz	1	4	BCLK = 128 fs
	352.8 kHz, 384 kHz	2	2	BCLK = 64 fs
	705.6 kHz, 768 kHz	4	1	BCLK = 32 fs
	Autodetect (32 kHz-192 kHz)	1	4	BCLK ≥ 128 fs

^{1.} The ASP format is selected using the CONFIG2 pin (in hardware control mode) or ASP_FORMAT (in software control mode).

^{2.} The BCLK polarity is selected using ASP_BCLK_INV in software control mode. In hardware control mode, the polarity is assumed noninverted.

^{2.} The sample rate is selected using the CONFIG1 pin (in hardware control mode) or SAMPLE_RATE (in software control mode).

^{3.} Sample rates 32 kHz-768 kHz supported in software control mode, 32 kHz-192 kHz in hardware control mode.

^{4.} Time slots per frame is the number of data-sample time slots supported on each of the active DOUT pins.

^{5.} The BCLK rate must be a constant integer multiple of the sample rate (fs).

^{6.}In ASP primary mode (hardware control), the BCLK frequency is the minimum specified rate. In ASP primary mode (software control), the BCLK frequency is configured using ASP_BCLK_FREQ.

^{7.} In ASP primary mode, the specified minimum BCLK frequency for 32 kHz sample rate is not supported. The available options correspond to 96 fs, 192 fs, 384 fs, or 768 fs.



The ASP data format in I²S, Left-Justified, and TDM interface modes as illustrated in Fig. 4-13 through Fig. 4-17. Refer to Table 4-12 for the applicable definition.

• If I²S data format is selected, the ASP supports audio channels 1–4 as shown in Fig. 4-13. The minimum BCLK rate is 64 fs (where fs is the sample rate). A higher BCLK frequency can be used, resulting in unused BCLK cycles between the LSB of one sample and the MSB of the next.

Note that the output data is provided on ASP_DOUT1 and ASP_DOUT2; the ASP_DOUT3 and ASP_DOUT4 pins are not used.




Figure 4-13. I2S Data Format

• If Left-Justified data format is selected, the ASP supports audio channels 1–4 as shown in Fig. 4-14. The minimum BCLK rate is 64 fs (where fs is the sample rate). A higher BCLK frequency can be used, resulting in unused BCLK cycles between the LSB of one sample and the MSB of the next.

Note that the output data is provided on ASP_DOUT1 and ASP_DOUT2; the ASP_DOUT3 and ASP_DOUT4 pins are not used.




Figure 4-14. Left-Justified Data Format

In TDM Mode, the FSYNC frame is configured for 1, 2, 4, 8, or 16 slots as specified in Table 4-12.
 In 8- and 16-slot modes, the slot assignment for audio channels 1–4 is selected using the CONFIG3 pin (in hardware control mode—see Section 4.2) or else using ASP_TDM_SLOT (in software control mode). In 1-, 2-, and 4-slot modes, the default slot assignment (slots 0–3) should be selected.

The BCLK rate is related to the sample rate (fs) as described in Table 4-12. Where applicable, the BCLK rate can be higher than the stated minimum, resulting in additional unused BCLK cycles between the last slot in the frame and the start of the next frame.

The ASP_DOUTn pins are high impedance if the CS5304P is not transmitting data, allowing other devices on the bus to transmit data during any unused time slots.



In 4-, 8-, and 16-slot modes, the output data is provided on ASP_DOUT1; the ASP_DOUT2, ASP_DOUT3, and ASP_DOUT4 pins are not used.

The 8-slot TDM format is shown in Fig. 4-15. In the example shown, audio channels 1–4 occupy TDM slots 0–3 respectively.




Figure 4-15. TDM Data Format—1 x DOUT

In 2-slot mode, the output data is provided on ASP_DOUT1 and ASP_DOUT2. Note the 2-slot format is used to support 352.8 kHz and 384 kHz sample rates only.

The 2-slot TDM format is shown in Fig. 4-16.




Figure 4-16. TDM Data Format—2 x DOUT

In 1-slot mode, the output data is provided on ASP_DOUT1, ASP_DOUT2, ASP_DOUT3, and ASP_DOUT4. Note the 1-slot format is used to support 705.6 kHz and 768 kHz sample rates only.

The 1-slot TDM format is shown in Fig. 4-17.




Figure 4-17. TDM Data Format—4 x DOUT

4.7.4 Input Channel Summing

The ADC signal paths can be combined as described in Section 4.5.5; this can be used to achieve enhanced performance on the respective paths. If the ADC paths are combined, the ASP data format is redefined as a 2- or 1-channel output.



If the input channels are combined in groups of two, the CS5304P supports a 2-channel output. The ASP configuration depends on the sample rate and the selected data format as described in Table 4-13. The output data is provided on ASP_DOUT1 in most cases; the ASP_DOUT2 pin is used for 705.6 kHz/768 kHz operation only.

Table 4-13. ASP Data Format—2-channel

ASP Format ¹	ASP Sample Rate ²	DOUT pins used	Time slots per frame ³	BCLK 4,5
I ² S, Left-Justified	32 kHz	1	2	BCLK ≥ 64 fs [6]
	44.1 kHz, 48 kHz	1	2	BCLK ≥ 64 fs
	88.2 kHz, 96 kHz	1	2	BCLK ≥ 64 fs
	176.4 kHz, 192 kHz	1	2	BCLK ≥ 64 fs
	352.8 kHz, 384 kHz	1	2	BCLK = 64 fs
	705.6 kHz, 768 kHz	_	_	_
	Autodetect (32 kHz-192 kHz)	1	2	BCLK ≥ 64 fs
TDM—minimum time slots	32 kHz	1	2	BCLK ≥ 64 fs [6]
	44.1 kHz, 48 kHz	1	2	BCLK ≥ 64 fs
	88.2 kHz, 96 kHz	1	2	BCLK ≥ 64 fs
	176.4 kHz, 192 kHz	1	2	BCLK ≥ 64 fs
	352.8 kHz, 384 kHz	1	2	BCLK = 64 fs
	705.6 kHz, 768 kHz	2	1	BCLK = 32 fs
	Autodetect (32 kHz-192 kHz)	1	2	BCLK ≥ 64 fs
TDM—maximum time slots	32 kHz	1	16	BCLK ≥ 512 fs [6]
	44.1 kHz, 48 kHz	1	16	BCLK = 512 fs
	88.2 kHz, 96 kHz	1	8	BCLK = 256 fs
	176.4 kHz, 192 kHz	1	4	BCLK = 128 fs
	352.8 kHz, 384 kHz	1	2	BCLK = 64 fs
	705.6 kHz, 768 kHz	2	1	BCLK = 32 fs
	Autodetect (32 kHz–192 kHz)	1	4	BCLK ≥ 128 fs

^{1.} The ASP format is selected using ASP_FORMAT.

The 2-channel ASP format is illustrated in Fig. 4-18 through Fig. 4-21.




Figure 4-18. I2S Data Format




Figure 4-20. TDM Data Format—1 x DOUT




Figure 4-19. Left-Justified Data Format




Figure 4-21. TDM Data Format—2 x DOUT

^{2.} The sample rate is selected using SAMPLE RATE.

^{3.} Time slots per frame is the number of data-sample time slots supported on each of the active DOUT pins.

^{4.} The BCLK rate must be a constant integer multiple of the sample rate (fs).

^{5.}fs = sample rate. In ASP primary mode, the BCLK frequency is configured using ASP_BCLK_FREQ.

^{6.} In ASP primary mode, the specified minimum BCLK frequency for 32 kHz sample rate is not supported. The available options correspond to 96 fs, 192 fs, 384 fs, or 768 fs.

If the input channels are combined in a group of four, the CS5304P supports a 1-channel output. The ASP configuration depends on the sample rate and the selected data format as described in Table 4-14. The output data is provided on ASP DOUT1; the ASP_DOUT2, ASP_DOUT3 and ASP_DOUT4 pins are not used.

Table 4-14. ASP Data Format—1-channel

ASP Format ¹	ASP Sample Rate ²	DOUT pins used	Time slots per frame ³	BCLK 4,5
I ² S, Left-Justified	32 kHz	1	2	BCLK ≥ 64 fs [6]
	44.1 kHz, 48 kHz	1	2	BCLK ≥ 64 fs
	88.2 kHz, 96 kHz	1	2	BCLK ≥ 64 fs
	176.4 kHz, 192 kHz	1	2	BCLK ≥ 64 fs
	352.8 kHz, 384 kHz	1	2	BCLK = 64 fs
	705.6 kHz, 768 kHz	_	_	_
	Autodetect (32 kHz-192 kHz)	1	2	BCLK ≥ 64 fs
TDM—minimum time slots	32 kHz	1	1	BCLK ≥ 64 fs [6]
	44.1 kHz, 48 kHz	1	1	BCLK ≥ 64 fs
	88.2 kHz, 96 kHz	1	1	BCLK ≥ 32 fs
	176.4 kHz, 192 kHz	1	1	BCLK ≥ 32 fs
	352.8 kHz, 384 kHz	1	1	BCLK ≥ 32 fs
	705.6 kHz, 768 kHz	1	1	BCLK = 32 fs
	Autodetect (32 kHz-192 kHz)	1	1	BCLK ≥ 64 fs
TDM—maximum time slots	32 kHz	1	16	BCLK ≥ 512 fs [6]
	44.1 kHz, 48 kHz	1	16	BCLK = 512 fs
	88.2 kHz, 96 kHz	1	8	BCLK = 256 fs
	176.4 kHz, 192 kHz	1	4	BCLK = 128 fs
	352.8 kHz, 384 kHz	1	2	BCLK = 64 fs
	705.6 kHz, 768 kHz	1	1	BCLK = 32 fs
	Autodetect (32 kHz-192 kHz)	1	4	BCLK ≥ 128 fs

^{1.} The ASP format is selected using ASP FORMAT (in software control mode).

The 1-channel ASP format is illustrated in Fig. 4-22 through Fig. 4-24.




Figure 4-22. I2S Data Format




Figure 4-24. TDM Data Format




Figure 4-23. Left-Justified Data Format

^{2.} The sample rate is selected using SAMPLE RATE (in software control mode).

^{3.} Time slots per frame is the number of data-sample time slots supported on each of the active DOUT pins.

^{4.} The BCLK rate must be a constant integer multiple of the sample rate (fs).

^{5.}fs = sample rate. In ASP primary mode, the BCLK frequency is configured using ASP_BCLK_FREQ.

^{6.} In ASP primary mode, the specified minimum BCLK frequency for 32 kHz sample rate is not supported. The available options correspond to 96 fs, 192 fs, 384 fs, or 768 fs.



4.7.5 ASP Channel Reverse Order

The CS5304P supports an option to reverse the ASP channel order. If the reverse channel order is selected, the ASP data format is reconfigured to output the channels in the opposite order to the default order shown in Section 4.7.3 and Section 4.7.4.

The reverse channel-order option can be used to ease PCB layout constraints, enabling the ASP data ordering to be aligned with the external pin connections, regardless of the orientation of the device on the PCB.

The reverse channel order is illustrated in Fig. 4-25 and Fig. 4-26. The I²S data format is shown as an example; the equivalent channel substitutions are supported in left-justified and TDM format also.




Figure 4-25. Default Channel Order

Figure 4-26. Reverse Channel Order

In hardware control mode, the ASP channel order is selected using the CONFIG4 hardware control pin, as described in Section 4.2. In software (I²C/SPI) control mode, the ASP channel order is selected using ASP CH REVERSE.

4.8 I²C/SPI Control Port

The CS5304P incorporates a control port, supporting I²C or SPI modes of operation. In software control mode, the CS5304P is configured by writing to control registers using the control port.

The control port is automatically configured in I²C mode or SPI mode following the first valid I²C/SPI activity detected after power-on or hardware reset.

4.8.1 I²C Control Port

The I²C control port is supported using the I2C_SCL and I2C_SDA pins.

The CS5304P is a target device on the I²C bus—SCL is a clock input, while SDA is a bidirectional data pin. To allow arbitration of multiple targets (and/or multiple controllers) on the same interface, the CS5304P transmits Logic 1 by tristating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the Logic 1 can be recognized by the controller.

In order to allow many devices to share a single two-wire control bus, every device on the bus has a unique 8-bit device address (this is not the same as the address of each register in the CS5304P). Note that the LSB of the device address is the read/write bit; this bit is set to Logic 1 for read and Logic 0 for write.

The I²C device address is configured using the CONFIG5 pin as described in Table 4-15.

Pin Configura	tion	I2C Address
Pull-up to VDD_A	0 Ω	0x9E (write), 0x9F (read)
	4.7 kΩ	0x9C (write), 0x9D (read)
	22 kΩ	0x9A (write), 0x9B (read)
	100 kΩ	0x98 (write), 0x99 (read)
Pull-down to GND_A	100 kΩ	0x96 (write), 0x97 (read)
	22 kΩ	0x94 (write), 0x95 (read)
	4.7 kΩ	0x92 (write), 0x93 (read)
	0 Ω	0x90 (write), 0x91 (read)

Table 4-15. I2C Address Selection—CONFIG5 pin



The host device indicates the start of data transfer with a high-to-low transition on SDA while SCL remains high. This indicates that a device address and subsequent address/data bytes follow. The CS5304P responds to the start condition and shifts in the next 8 bits on SDA (8-bit device address, including read/write bit, MSB first). If the device address received matches the device address of the CS5304P, the CS5304P responds by pulling SDA low on the next clock pulse (ACK). If the device address is not recognized or the R/W bit is set incorrectly, the CS5304P returns to the idle condition and waits for a new start condition.

If the device address matches the device address of the CS5304P, the data transfer continues. The controller indicates the end of data transfer with a low-to-high transition on SDA while SCL remains high. After receiving a complete address and data sequence the CS5304P returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e., SDA changes while SCL is high), the device returns to the idle condition.


The I²C interface uses a 16-bit register address and 16-bit data words. The register address must be aligned to a 16-bit word boundary (i.e., the LSB must be 0). Note that the full I²C message protocol also includes a device address, a read/write bit, and other signaling bits (see Fig. 4-27 and Fig. 4-28).

The CS5304P supports the following read and write operations:

- Single write
- · Single read
- · Multiple write
- · Multiple read

Continuous (multiple) read and write modes allow register operations to be scheduled faster than is possible with single register operations. In these modes, the CS5304P automatically increments the register address after each data word. Successive data words can be input/output every two data bytes.

The I²C protocol for a single, 16-bit register write operation is shown in Fig. 4-27.



Note: The SDA pin is used as input for the control register address and data; SDA is pulled low by the receiving device to provide the acknowledge (ACK) response

Figure 4-27. Control Interface I²C Register Write

The I²C protocol for a single, 16-bit register read operation is shown in Fig. 4-28.




Figure 4-28. Control Interface I²C Register Read

The control interface also supports other register operations; the interface protocol for these operations is shown in Fig. 4-29 through Fig. 4-32. The terminology used in the following figures is detailed in Table 4-16.



Table 4-16.	Control Interface (I2C)	Terminology
-------------	-------------------------	-------------

Terminology	Description
S	Start condition
Sr	Repeated start
A	Acknowledge (SDA low)
Ā	No Acknowledge (SDA high)
Р	Stop condition
R/W	Read/not Write: 0 = Write, 1 = Read
[White field]	Data flow from bus controller to CS5304P
[Gray field]	Data from CS5304P to bus controller

Fig. 4-29 shows a single register write to a specified address.



Figure 4-29. Single-Register Write to Specified Address

Fig. 4-30 shows a single register read from a specified address.




Figure 4-30. Single-Register Read from Specified Address

Fig. 4-31 shows a multiple register write to a specified address.




Figure 4-31. Multiple-Register Write to Specified Address



Fig. 4-32 shows a multiple register read from a specified address.




Figure 4-32. Multiple-Register Read from Specified Address

4.8.2 SPI Interface

The SPI interface is supported using the SPI_CS, SPI_SCK, SPI_SDI, and SPI_SDO pins.

The SDI (data-input) pin supports the following behavior:

- In write operations (R/ \overline{W} = 0), the SDI pin input is driven by the controlling device.
- In read operations ($R/\overline{W} = 1$), the SDI pin is ignored following receipt of the valid register address.

The SDO (data-output) pin supports the following behavior:

- If $\overline{\text{CS}}$ is asserted (Logic 0), the SDO output is actively driven when outputting data and is high impedance at other times. If $\overline{\text{CS}}$ is not asserted, the SDO output is high impedance.
- The high-impedance state of the SDO output allows the pin to be shared with other peripheral devices.
- The output (SDO) data bit is available to the host device at the rising edge of SCK. See Table 3-13 for timing information.

The SPI interface uses a 15-bit register address and 16-bit data words. Note that the full SPI message protocol also includes a read/write bit and a 16-bit padding phase (see Fig. 4-33 and Fig. 4-34).

Continuous read and write modes enable multiple register operations to be scheduled faster than is possible with single register operations. In these modes, the CS5304P automatically increments the register address at the end of each data word, for as long as \overline{CS} is held low and SCK is toggled. Successive data words can be input/output every 16 clock cycles.

The SPI protocol is shown in Fig. 4-33 and Fig. 4-34.

Fig. 4-33 shows a single register write to a specified address.




Figure 4-33. Control Interface SPI Register Write

Fig. 4-34 shows a single register read from a specified address.




Figure 4-34. Control Interface SPI Register Read

Fig. 4-35 shows a multiple register write to a specified address.




Figure 4-35. Multiple-Register Write to Specified Address

Fig. 4-36 shows a multiple register read from a specified address.




Figure 4-36. Multiple-Register Read from Specified Address

4.9 General-Purpose Output

The CS5304P supports general-purpose outputs on selected digital I/O pins. General-purpose (GP) outputs can be used to provide hardware control signals to other devices.

The general-purpose outputs are multiplexed with other pin functions (e.g., hybrid gain control, I²C/SPI control port, or the audio serial port). Note that care must be taken not to configure a pin for GP output if the shared pin function is required.

Each pin is configured for GP output by setting the respective _FN bit as noted in Table 4-17. If a pin is configured for GP output, the logic output level is selected using the respective _LVL bit.

Power Pin Function **Output Level** Pin Name Notes Select Supply 1 Select CONFIG5 VDD A CONFIG5 FN CONFIG5 LVL GP output is not supported if the I2C control port (see Section 4.8.1) is used. CONFIG4/HGC CS VDD A CONFIG4_FN CONFIG4 LVL GP output is not supported if hybrid gain control (see Section 4.5.4) is used. CONFIG3/HGC_SDO VDD_A CONFIG3_FN CONFIG3_LVL CONFIG2/HGC SCK VDD A CONFIG2 FN CONFIG2 LVL SPI SCK VDD IO SPI SCK FN SPI SCK LVL GP output is not supported if the SPI control port (see Section 4.8.2) is used. SPI CS VDD IO SPI CS FN SPI CS LVL ASP DOUT4 VDD IO ASP DOUT4 FN ASP DOUT4 LVL Refer to Section 4.7 to determine which pins are required for ASP output, depending on the ASP DOUT3 VDD IO ASP DOUT3 FN ASP DOUT3 LVL applicable data format. Unused pins can be ASP DOUT2 VDD IO ASP_DOUT2_LVL ASP DOUT2 FN configured for GP output.

Table 4-17. General Purpose Output

^{1.} The digital I/O logic levels for each pin are defined with respect to the applicable power supply. See Table 3-8 for details.



4.10 Device ID

The device ID, and other associated data, can be read from the control fields listed in Table 4-18.

Table 4-18. Device ID

Label	Description
DEVID	Device ID
AREVID	All-layer device revision
MTLREVID	Metal-layer device revision



5 Register Quick Reference

This section gives an overview of the control port registers. Refer to the following bit definition tables for bit assignment information.

This register view is for the CS5304P.

- The register field default values are established upon the deassertion of the RESET pin or following soft reset.
- A "—" represents a reserved field/access type.
- · The reserved field values must not be modified.
- The registers are 16 bits wide, and only word transactions are allowed.
- All visible fields are read/write except where indicated with the following shading:

Read/write access	Read-only access	Write-only access
-------------------	------------------	-------------------

Table 5-1. Block Base Addresses

Base Address	Block Name	Register Quick Reference	Register Description Reference
0x0000 0000	DEVID	Section 5.1	Section 6.1
0x0000 0040	CONFIG	Section 5.2	Section 6.2
0x0000 0080	INPUT_PATH	Section 5.3	Section 6.3
0x0000 2000	HGC	Section 5.4	Section 6.4
0x0000 3D00	PIN_CONFIG	Section 5.5	Section 6.5
0x0000 3E00	CLIP_DETECT	Section 5.6	Section 6.6

5.1 DEVID

Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 0000	DEVID								DE	DEVID							
p. 48		0	1	0	1	0	0	1	1	0	0	0	0	0	1	0	0
0x0000 0004	REVID				-	-				AREVID				MTLREVID			
p. 48		0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0
0x0000 0022	SW_RESET		SW_RESET										-	_			
p. 48		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

5.2 CONFIG

Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 0040	CLK_CFG_0		_		SYSCLK_ SRC			_	_			PLL_REFC	LK_FREQ		_		PLL_ REFCLK_ SRC
p. 49		0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0
0x0000 0042	CLK_CFG_1							_							S	AMPLE_RA	ΛΤΕ
p. 49		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0x0000 0044	CHIP_ENABLE								_								GLOBAL_ EN
p. 49		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 0048	ASP_CFG					_					ASP_ BCLK_ INV	ASP_ PRIMARY		_		ASP_BC	CLK_FREQ
p. 50		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 0050	SIGNAL_PATH_ CFG				_			ASP_CH_ REVERS E		_		AS	P_TDM_SL	ОТ	,	ASP_FORM	AT
p. 50		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



5.3 INPUT_PATH

Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 0080	IN_ENABLES		'				_	_						IN4_ ADC_EN	IN3_ ADC_EN	IN2_ ADC_EN	IN1_ ADC_EN
p. 51		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 0082	IN_RAMP_SUM	— IN_SUM_MODE			_		IN_CLIP_	THRESH		_	IN_RAMP_RATE_DEC			— IN_RAMP_RATE			_INC
p. 51		0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
0x0000 0086	IN_FILTER		_		IN_HPF_ EN	-	-	IN_FILT	ER_SEL				-	_			
p. 52		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 0088	IN_HIZ							_	_							IN34_HIZ	IN12_HIZ
p. 52		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 008A	IN_INV						_	_						IN4_INV	IN3_INV	IN2_INV	IN1_INV
p. 52		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 0090	IN_VOL_ CTRL1_0	IN1_ MUTE				_							IN1_	VOL			
p. 53		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 0092	IN_VOL_ CTRL1_1	IN2_ MUTE				_							IN2_	VOL			
p. 53		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 0094	IN_VOL_ CTRL2_0	IN3_ MUTE				_							IN3_	VOL			
p. 53		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 0096	IN_VOL_ CTRL2_1	IN4_ MUTE				_							IN4_	VOL			
p. 53		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 00A0	IN_VOL_CTRL5								_								IN_VU
p. 54	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

5.4 HGC

Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 2000	CONTROL						_			_			ABORT		_		INIT_ UPDATE
p. 54		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2004	STATUS								_								BUSY_ STS
p. 54		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2010	GEN_CONFIG						_						STEP_ RAMP_ EN	_	Z	C_TIMEOU	Т
p. 54		0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1
0x0000 2014	PATH_DELAY				TM_C	ELAY							DIG_VO	L_DELAY			
p. 55		0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	0
0x0000 2018	TM				TM_HOL	_D_TIME											TM_EN
p. 55		0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
0x0000 201C	TM_LD_0						_	_						CH4_TM_ LD_EN	CH3_TM_ LD_EN	CH2_TM_ LD_EN	CH1_TM_ LD_EN
p. 55		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0x0000 201E	TM_LD_1		_			TN	/_LD_THRE	SH			_			T	M_LD_TIM		
p. 56		0	0	0	0	1	0	0	1	0	0	0	0	1	1	0	0
0x0000 2020	SPI_0				_	_					SCK	_DIV		_	_	CPHA	CPOL
p. 56		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 2022	SPI_1		-	_			CS_IDI	E_DUR			CS_RISE	_DELAY			CS_FALL	_DELAY	
p. 57		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00000 0000	OLIA CONFIC													NIA DIT D	ATT LENOT		
0x0000 2030	CH1_CONFIG		•	0			_	•	•						ATT_LENGT		
p. 57		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2034	CH2_CONFIG						_							CH2 BIT PA	ATT LENGT	Н	
p. 58		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
p. 00																	
0x0000 2038	CH3_CONFIG					_	_						C	CH3_BIT_PA	ATT_LENGT	Н	
p. 58		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0114 0011510														TT FNOT		
0x0000 203C	CH4_CONFIG	_				-	_								ATT_LENGT		_
p. 58		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2050	AUX1_CONFIG												Α	IIX1 RIT P	ATT_LENGT	`H	
p. 58	/to/ti_coni ic	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
p. 00																	
0x0000 2054	AUX2_CONFIG					_	_						Α	UX2_BIT_P	ATT_LENGT	Н	
p. 58		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		-							2			-					
	CH1_BIT_ PATT_0								_	_PATT_0							ļ
p. 59		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2062	CH1_BIT_ PATT_1								CH1_BIT	_PATT_1							
p. 59	1711_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2064	CH1_VOL_0			_							С	H1_ANA_V	DL				
p. 59		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2066	CH1_VOL_1	CH1				_							CH1_D	IG_VOL			
		UPDATE															ļ
p. 59		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2068	CH2_BIT_ PATT_0								_	_PATT_0							
p. 60		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 206A	CH2_BIT_ PATT_1								CH2_BIT	_PATT_1							
p. 60	1711_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 206C	CH2_VOL_0			_							С	H2_ANA_VC	DL				
p. 60		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 206E	CH2_VOL_1	CH2_				_							CH2_D	IG_VOL			
		UPDATE			_	_					_		_		_	_	_
p. 60		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2070	CH3_BIT_ PATT_0									_PATT_0							ļ
p. 61		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2072	CH3_BIT_ PATT_1								_	_PATT_1							
p. 61		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	CH3_VOL_0			_								H3_ANA_VC					ļ
p. 61		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 2076	CH3_VOL_1	CH3_ UPDATE				_							CH3_D	IG_VOL			
- 04			^	0	^	0	0	•	0		•	^	•	0	^	^	^
p. 61	OLIA DIT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	CH4_BIT_ PATT_0				-	-	_	_	_	_PATT_0	-		-	_			ا
p. 62	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	CH4_BIT_ PATT_1								CH4_BIT								ļ
p. 62	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 207C	CH4_VOL_0			_								H4_ANA_VC					
p. 62		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 207E	CH4_VOL_1	CH4_ UPDATE				_							CH4_D	IG_VOL			
- 00			0	0	0	0	0	•	0		0	0	0	0	0	0	0
p. 62		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 20A0	AUX1 BIT								AUX1 BI	Γ_PATT_0							
p. 63	PATT_0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
p. 00	L																



Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 20A2									AUX1_BIT	_PATT_1							
p. 63	PATT_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 20A4	AUX2_BIT_								AUX2_BIT	_PATT_0							
p. 63	PATT_0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 20A6	AUX2_BIT_								AUX2_BIT	_PATT_1							
p. 63	PATT_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

5.5 PIN_CONFIG

Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 3D1C	PAD_CLIP	CLIP_ OP_CFG	,			_				CONFIG4 _CLIP_ EN	CONFIG3 _CLIP_ EN	CONFIG2 _CLIP_ EN	_	SPI_CS_ CLIP_EN	ASP_ DOUT4_ CLIP_EN	ASP_ DOUT3_ CLIP_EN	ASP_ DOUT2_ CLIP_EN
p. 63		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 3D20	PAD_HGC_SPI								_								HGC_ SPI_EN
p. 64		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 3D24	PAD_FN			_	_			CONFIG5 _FN	CONFIG4 _FN	CONFIG3 _FN	CONFIG2 _FN	_	SPI_ SCK_FN	SPI_CS_ FN	ASP_ DOUT4_ FN	ASP_ DOUT3_ FN	ASP_ DOUT2_ FN
p. 64		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0000 3D28	PAD_LVL			_	-			CONFIG5 _LVL	CONFIG4 _LVL	CONFIG3 _LVL	CONFIG2 _LVL	_	SPI_ SCK_LVL	SPI_CS_ LVL	ASP_ DOUT4_ LVL	ASP_ DOUT3_ LVL	ASP_ DOUT2_ LVL
p. 65		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

5.6 CLIP_DETECT

Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 3E1C	CLIP_WARN						_						IN4_ CLIP_ WARN	IN3_ CLIP_ WARN	IN2_ CLIP_ WARN	IN1_ CLIP_ WARN	_
p. 66		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



6 Register Descriptions

This section describes each of the control port registers.

This register view is for the CS5304P.

- The register field default values are established upon the deassertion of the RESET pin or following soft reset.
- A "—" represents a reserved field/access type.
- The reserved field values must not be modified.
- The registers are 16 bits wide, and only word transactions are allowed.
- All visible fields are read/write except where indicated with the following shading:

Read/write access	Read-only access	Write-only access
-------------------	------------------	-------------------

6.1 DEVID

6.1.1 DEVID Address: 0x0000 0000

RO	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								DE	VID							
Default	0	1	0	1	0	0	1	1	0	0	0	0	0	1	0	0

Bits	Name		Description
15:0	DEVID	This register indicates the Device ID CS5304P. 0x0000–0x5303 = Reserved 0x5304 = CS5304P	0x5305–0xFFFF = Reserved

6.1.2 REVID Address: 0x0000 0004

RO	158	7	6	5	4	3	2	1	0
	_		ARE	VID			MTLF	REVID	
Default	0x00	1	0	1	1	0	0	0	0

Bits	Name		Description
15:8	_	Reserved	
7:4	AREVID	This field indicates the all-layer device revision. 0x0–0x9 = Reserved 0xA = Revision Ax	0xB = (Default) Revision Bx 0xC–0xF = Reserved
3:0	MTLREVID	This field indicates the metal-layer device revision 0x0 = (Default) Revision x0 0x1–0xF = Reserved	i.

6.1.3 SW_RESET Address: 0x0000 0022

WO	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				SW_F	RESET							-				
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description
15:8	SW_RESET	Software Reset. Writing 0x5A triggers a reset.	
		0x00 = (Default) No action 0x01–0x59 = Reserved	0x5A = Software reset 0x5B-0xFF = Reserved
7:0	_	Reserved	

Address: 0x0000 0042

Address: 0x0000 0044



6.2 CONFIG

6.2.1	CLK	CFG	0

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_		SYSCLK_ SRC			-	_			PLL_REFO	CLK_FREQ		_		PLL_ REFCLK_ SRC
Default	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0

Bits	Name	Description
15:13	_	Reserved
12	SYSCLK_SRC	System clock source. If MCLK is selected, the PLL is bypassed. 0 = (Default) MCLK 1 = PLL
11:6	_	Reserved
5:4	PLL_REFCLK_FREQ	PLL reference clock frequency. The selection must match the frequency of the selected input reference. 00 = 3.072/2.8224 MHz 10 = 12.288/11.2896 MHz 01 = 6.144/5.6448 MHz 11 = (Default) 24.576/22.5792 MHz
3:1	_	Reserved
0	PLL_REFCLK_SRC	PLL reference clock source. Note the BCLK reference is only valid in ASP Secondary Mode. 0 = (Default) BCLK 1 = MCLK

6.2.2 CLK_CFG_1

RW	158	7	6	5	4	3	2	1	0
	_			_				SAMPLE_RATE	
Default	0x00	0	0	0	0	0	0	0	1

Bits	Name		Description									
15:3	_	Reserved										
2:0			nust be integer-related to the system clock frequency. kHz, clock reference = MCLK, and the ASP is in Secondary 100 = 384/356.8 kHz 101 = 768/705.6 kHz 110 = Auto-detect 111 = Reserved									

6.2.3 CHIP_ENABLE

RW	158	7	6	5	4	3	2	1	0
	_				_				GLOBAL_EN
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:1	_	Reserved
0	_	Global enable. Set to 1 to configure and enable all functions. Clear to 0 to disable. Note the clocking and ASP control registers are only valid on the rising edge of GLOBAL_EN. It is recommended to select the disabled state (GLOBAL_EN=0) before writing to these registers.

Address: 0x0000 0050



6.2.4 ASP_CFG

RW	158	7	6	5	4	3	2	1 0		
	_	_	ASP_BCLK_INV	ASP_PRIMARY		_		ASP_BCLK_FREQ		
Default	0x00	0	0	0	0	0	0	0	0	

Bits	Name	Description
15:7	_	Reserved
6	ASP_BCLK_INV	ASP BCLK polarity. Selects the valid BCLK edge for data sampling.
		In non-inverted mode, data is valid on BCLK rising edge. Data is driven on BCLK falling edge (half-cycle mode) or rising edge (full-cycle mode).
		In inverted mode, data is valid on BCLK falling edge. Data is driven on BCLK rising edge (half-cycle mode) or falling edge (full-cycle mode).
		0 = (Default) Non-inverted 1 = Inverted
5	ASP_PRIMARY	ASP Primary/Secondary Mode select. In ASP Primary Mode, BCLK and FSYNC are outputs. In ASP Secondary Mode, BCLK and FSYNC are inputs.
		0 = (Default) Secondary Mode 1 = Primary Mode
4:2	_	Reserved
1:0	ASP_BCLK_FREQ	ASP BCLK frequency. The BCLK frequency must be high enough to support the required number of data bits at the selected sample rate. Only valid in ASP Primary Mode.
		Note the BCLK frequency is integer-related to the system clock frequency i.e., multiples of 3.072 MHz for 12.288 / 24.576 MHz system clock, or multiples of 2.8224 MHz for 11.2896 / 22.5792 MHz system clock.
		00 = (Default) 3.072/2.8224 MHz

6.2.5 SIGNAL_PATH_CFG

RW	15	14	 13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ASP_CH_ REVERSE		_		AS	P_TDM_SL	ОТ	А	SP_FORMA	Т
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Desc	cription									
15:10	_	Reserved										
9	ASP_CH_REVERSE	ASP channel-ordering reversal. Selects normal- or rev	P channel-ordering reversal. Selects normal- or reverse-order ASP data format.									
		0 = (Default) Normal 1 = Reverse										
8:6	_	Reserved	served									
5:3	ASP_TDM_SLOT	M slot select. Configures which TDM slots are used in TDM maximum-time-slots mode.										
		ote the valid selections vary depending on whether the device is configured in 4-channel mode (default), or in -channel summing mode.										
		In 4-channel mode (default), valid selections are 0x0,	• • •									
		000 = (Default) Slots 0-3 (4-ch), Slots 0-1 (2-ch) 001 = Slots 2-3 (2-ch) 010 = Slots 4-7 (4-ch), Slots 4-5 (2-ch) 011 = Slots 6-7 (2-ch)	100 = Slots 8-11 (4-ch), Slots 8-9 (2-ch) 101 = Slots 10-11 (2-ch) 110 = Slots 12-15 (4-ch), Slots 12-13 (2-ch) 111 = Slots 14-15 (2-ch)									
2:0	ASP_FORMAT	ASP data format. Selects how the audio samples are	arranged within the FSYNC frame.									
		In TDM Maximum Time Slots Full-Cycle Mode, data is	s driven on same edge as sampling edge.									
		In TDM Maximum Time Slots Half-Cycle Mode, data is	n TDM Maximum Time Slots Half-Cycle Mode, data is driven on opposite edge to sampling edge.									
		000 = (Default) I2S Mode 001 = Left-Justified Mode 010–100 = Reserved	101 = TDM Maximum Time Slots Full-Cycle Mode 110 = TDM Maximum Time Slots Half-Cycle Mode 111 = TDM Minimum Time Slots Mode									

Address: 0x0000 0082



6.3 INPUT_PATH

6.3.1 IN_ENABLES

RW	158	7	6	5	4	3	2	1	0
			-	-		IN4_ADC_EN	IN3_ADC_EN	IN2_ADC_EN	IN1_ADC_EN
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:4	_	Reserved
3	IN4_ADC_EN	Channel 4 enable. Note that Channels 3-4 should always be enabled/disabled as a pair. 0 = (Default) Disabled 1 = Enabled
2	IN3_ADC_EN	Channel 3 enable. Note that Channels 3-4 should always be enabled/disabled as a pair. 0 = (Default) Disabled 1 = Enabled
1	IN2_ADC_EN	Channel 2 enable. Note that Channels 1-2 should always be enabled/disabled as a pair. 0 = (Default) Disabled 1 = Enabled
0	IN1_ADC_EN	Channel 1 enable. Note that Channels 1-2 should always be enabled/disabled as a pair. 0 = (Default) Disabled 1 = Enabled

6.3.2 IN_RAMP_SUM

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	IN_SUM_MODE —			IN_CLIP_THRESH			_	IN_R	AMP_RATE_	_DEC	_	IN_R	AMP_RATE	_INC	
Default	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0

Bits	Name		Description
15	_	Reserved	
14:13	IN_SUM_MODE	ADC input summing select. Combines the input p	paths in groups of two, four, or eight channels.
		The grouped channels must be linked together at using the control registers associated with the low	the respective input pins. The grouped paths are configured vest-numbered ADC in each group.
		00 = (Default) No summing of channels 01 = Inputs combined in groups of two. ADC1+ 10 = Inputs combined in groups of four. ADC1+ 11 = Reserved	ADC2, ADC3+ADC4 -ADC2+ADC3+ADC4
12	_	Reserved	
11:8	IN_CLIP_THRESH	Input clip-warning threshold	
		0x0 = (Default) 0.0 dBFS	0x4 = -1.0 dBFS
		0x1 = -0.125 dBFS 0x2 = -0.25 dBFS	0x5 = -3.0 dBFS 0x6 = -6.0 dBFS
		0x2 = -0.25 dBFS 0x3 = -0.5 dBFS	0x7-0xF = Reserved
7	_	Reserved	
6:4	IN_RAMP_RATE_ DEC	Volume Decrease Ramp Rate (ms/6 dB), used for be changed while a volume ramp is in progress.	gain changes including HGC operations. This field should not
		000 = 0 ms	100 = 4 ms
		001 = 0.5 ms	101 = 8 ms
		010 = (Default) 1 ms 011 = 2 ms	110 = 15 ms 111 = 30 ms
3	_	Reserved	
2:0	IN_RAMP_RATE_ INC	Volume Increase Ramp Rate (ms/6 dB), used for be changed while a volume ramp is in progress.	gain changes including HGC operations. This field should not
		000 = 0 ms	100 = 4 ms
		001 = 0.5 ms	101 = 8 ms
		010 = (Default) 1 ms 011 = 2 ms	110 = 15 ms 111 = 30 ms
		011 - 21115	111 - 30 1113

Address: 0x0000 0088

Address: 0x0000 008A



6.3.3 IN FILTER

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_		IN_HPF_ EN	_	_		IN_FILTER_SEL				_	_			
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:13	_	Reserved
12	IN_HPF_EN	High-pass filter enable.
		0 = (Default) HPF disabled 1 = HPF enabled
11:10	_	Reserved
9:8	IN_FILTER_SEL	Digital filter select. Configures the decimation filter. 00 = (Default) Minimum phase, slow roll-off decimation filter 01 = Minimum phase, fast roll-off decimation filter 10 = Linear phase, slow roll-off decimation filter 11 = Linear phase, fast roll-off decimation filter
7:0	_	Reserved

6.3.4 IN HIZ

		<u>-</u>							
RW	158	7	6	5	4	3	2	1	0
	_			-	_			IN34_HIZ	IN12_HIZ
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:2	_	Reserved
1	IN34_HIZ	Channel 3-4 input impedance select. 0 = (Default) Mid Impedance 1 = High Impedance
0	IN12_HIZ	Channel 1-2 input impedance select. 0 = (Default) Mid Impedance 1 = High Impedance

6.3.5 IN_INV

RW	158	7	6	5	4	3	2	1	0
	_		_	_		IN4_INV	IN3_INV	IN2_INV	IN1_INV
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:4	_	Reserved
3	IN4_INV	Channel 4 ADC invert. 0 = (Default) No inversion 1 = ADC data invert
2	IN3_INV	Channel 3 ADC invert. 0 = (Default) No inversion 1 = ADC data invert
1	IN2_INV	Channel 2 ADC invert. 0 = (Default) No inversion 1 = ADC data invert
0	IN1_INV	Channel 1 ADC invert. 0 = (Default) No inversion 1 = ADC data invert

Address: 0x0000 0092

Address: 0x0000 0094

Address: 0x0000 0096



6.3.6 IN	VOL	CTRL1	0
----------	-----	-------	---

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IN1_MUTE				_			IN1_VOL								
Default	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	IN1_MUTE	Channel 1 mute.
		0 = Unmute 1 = (Default) Mute
14:8	_	Reserved
7:0	IN1_VOL	Channel 1 digital volume, –127.5dB to 0dB in 0.5dB steps.
		0x00 = (Default) 0.0 dB $0xFF = -127.5 dB$

6.3.7 IN VOL CTRL1 1

RW		– 14	– 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IN2_MUTE				_			IN2_VOL								
Default	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	IN2_MUTE	Channel 2 mute.
		0 = Unmute 1 = (Default) Mute
14:8	_	Reserved
7:0	IN2_VOL	Channel 2 digital volume, –127.5dB to 0dB in 0.5dB steps.
		0x00 = (Default) 0.0 dB $0xFF = -127.5 dB$

6.3.8 IN_VOL_CTRL2_0

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IN3_MUTE —							IN3_VOL								
Default	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	IN3_MUTE	Channel 3 mute.
		0 = Unmute 1 = (Default) Mute
14:8	_	Reserved
7:0	IN3_VOL	Channel 3 digital volume, –127.5dB to 0dB in 0.5dB steps.
		0x00 = (Default) 0.0 dB 0x01 = -0.5 dB 0xFF = -127.5 dB

6.3.9 IN_VOL_CTRL2_1

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IN4_MUTE —								IN4_VOL							
Default	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	IN4_MUTE	Channel 4 mute.
		0 = Unmute 1 = (Default) Mute
14:8	_	Reserved
7:0	IN4_VOL	Channel 4 digital volume, –127.5dB to 0dB in 0.5dB steps.
		0x00 = (Default) 0.0 dB 0x01 = -0.5 dB 0xFF = -127.5 dB

Address: 0x0000 00A0

Address: 0x0000 2000

Address: 0x0000 2004

Address: 0x0000 2010



6.3.10 IN_VOL_CTRL5

WO	158	7	6	5	4	3	2	1	0
	_				_				IN_VU
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:1	_	Reserved
0	IN_VU	Global volume update trigger 0 = (Default) No action 1 = Write 1 to trigger an update of all input volume/mute registers

6.4 HGC

6.4.1 CONTROL

WO	158	7	6	5	4	3	2	1	0
	_		_		ABORT		_		INIT_UPDATE
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:5	_	Reserved
4	ABORT	Abort gain updates. Write 1 to abort any pending gain updates. Note that any updates already in progress will complete as normal and are not aborted. 0 = (Default) No action 1 = Write 1 to abort gain updates
3:1		Reserved
0	INIT_UPDATE	Initialize gain settings. Write 1 to transmit the SPI bit patterns and initialize all gain settings. Note the zero-cross detection is not applied when initializing gain settings. 0 = (Default) No action 1 = Write 1 to initialize gain settings

6.4.2 STATUS

RO	158	7	6	5	4	3	2	1	0
	_				_				BUSY_STS
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:1	_	Reserved
0	BUSY_STS	Busy status. Indicates gain updates are pending for one or more audio channels. 0 = (Default) Idle 1 = Busy

6.4.3 GEN_CONFIG

RW	158	7	6	5	4	3	2	1	0
	_		_		STEP_RAMP_EN	_		ZC_TIMEOUT	
Default	0x00	0	0	0	1	0	1	1	1

Bits	Name		Description				
15:5	_	Reserved					
4	STEP_RAMP_EN	Step ramp enable. Enables the digital gain to be used to compensate for step changes in the analog gain. 0 = Disabled 1 = (Default) Enabled					
3	_	Reserved					
2:0	ZC_TIMEOUT	Timeout for zero-cross detection. 000 = 0 (OFF) 001–010 = Reserved 011 = 1 ms 100 = 2 ms	101 = 5 ms 110 = 10 ms 111 = (Default) 20 ms				

Address: 0x0000 201C



6.4.4 PATH DELAY	6.4.4	PATH	DELAY
------------------	-------	------	-------

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				TM_D	ELAY				DIG_VOL_DELAY							
Default	0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	0

Bits	Name	Description							
15:8	TM_DELAY	Transient masking delay. Configures the delay from the analog-gain update to the start of the transient period. The delay is defined in audio sample (1/fs) units.							
		0x00 = 0 samples	0x03 = (Default) 3 samples						
		0x01 = 1 samples	0xFF = 255 samples						
7:0	DIG_VOL_DELAY	Digital volume update delay. Configures the delay from the analog-gain update to the digital-volume delay is defined in audio sample (1/fs) units.							
		0x00 = 3 samples	0x04 = (Default) 7 samples						
		0x01 = 4 samples	0xFF = 258 samples						

6.4.5 TM Address: 0x0000 2018

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				TM_HOL	D_TIME											TM_EN
Default	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0

Bits	Name		Description									
15:8	TM_HOLD_TIME	Transient masking hold time. Configures sample (1/fs) units.	nsient masking hold time. Configures the duration of the transient masking. The delay is defined in audio nple (1/fs) units.									
		0x00 = 0 samples	000 = 0 samples 0x07 = (Default) 7 samples									
		0x01 = 1 samples	0xFF = 255 samples									
7:1	_	Reserved										
0	TM_EN	Transient masking enable.										
		0 = (Default) Disabled 1 = Enabled										

6.4.6 TM_LD_0

RW	158	7	6	5	4	3	2	1	0
			-	_		CH4_TM_LD_EN	CH3_TM_LD_EN	CH2_TM_LD_EN	CH1_TM_LD_EN
Default	0x00	1	1	1	1	1	1	1	1

Bits	Name	Description
15:4	_	Reserved
3	CH4_TM_LD_EN	Channel 4 transient masking level-detect enable. 0 = Disabled 1 = (Default) Enabled
2	CH3_TM_LD_EN	Channel 3 transient masking level-detect enable. 0 = Disabled 1 = (Default) Enabled
1	CH2_TM_LD_EN	Channel 2 transient masking level-detect enable. 0 = Disabled 1 = (Default) Enabled
0	CH1_TM_LD_EN	Channel 1 transient masking level-detect enable. 0 = Disabled 1 = (Default) Enabled

Address: 0x0000 201E

Address: 0x0000 2020



6.4.7	TM	LD	1

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_			TN	_LD_THRES	SH		_			TM_LD_TIME				
Default	0	0	0	0	1	0	0	1	0	0	0	0	1	1	0	0

Bits	Name		Description
15:13	_	Reserved	
12:8	TM_LD_THRESH	_	sient masking is applied if the signal level is below the threshold. evel of a sine wave that would be detected as just above the $ 0x0E = -86 \text{ dBFS} \\ 0x0F = -92 \text{ dBFS} \\ 0x10 = -98 \text{ dBFS} \\ 0x11 = -104 \text{ dBFS} \\ 0x12 = -110 \text{ dBFS} \\ 0x13 = -116 \text{ dBFS} $
		0x09 = (Default) –56 dBFS	0x14-0x1F = Reserved
7:5	_	Reserved	
4:0	TM_LD_TIME	Transient masking level-detect time constant. 0x00–0x09 = Reserved 0x0A = 1024 samples 0x0B = 2048 samples 0x0C = (Default) 4096 samples 0x0D = 8192 samples	The time constant is defined in audio sample (1/fs) units. 0x0E = 16384 samples 0x0F = 32768 samples 0x10 = 65536 samples 0x11–0x1F = Reserved

6.4.8 SPI 0

RW	158	– 7	6	5	4	3	2	1	0
	_		SCK	_DIV		_	_	СРНА	CPOL
Default	0x00	0	0	0	0	0	0	0	0

D :4		Description										
Bits	Name		Description									
15:8	_	Reserved										
7:4	SCK_DIV	SPI clock divider. Configures the SPI of	lock frequency as a division of the system clock frequency.									
		For 48 kHz-related sample rates, the sy the system-clock frequency is 22.5792	stem-clock frequency is 24.576 MHz. For 44.1 kHz-related sample rates, MHz.									
		0x0 = (Default) Divide by 2	0x8 = Divide by 18									
		0x1 = Divide by 4	0x9 = Divide by 20									
		0x2 = Divide by 6	0xA = Divide by 22									
		0x3 = Divide by 8	0xB = Divide by 24									
		0x4 = Divide by 10	0xC = Divide by 26									
		0x5 = Divide by 12 0x6 = Divide by 14	0xD = Divide by 28 0xE = Divide by 30									
		0x7 = Divide by 14	0xF = Divide by 32									
3:2	_	Reserved										
1	CPHA	SPI clock phase select (CPHA)										
		0 = (Default) Negative SPI clock pha 1 = Positive SPI clock phase	se									
0	CPOL	SPI clock polarity select (CPOL)										
		0 = (Default) Negative SPI clock pola 1 = Positive SPI clock polarity	arity									



6.4.9 SPI_1 Address: 0x0000 2022

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	— CS_IDLE_DUR								CS_RISE	_DELAY			CS_FALI	_DELAY		
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description
15:12	_	Reserved	
11:8	CS_IDLE_DUR	Minimum idle duration between SPI transactions defined in system-clock cycles.	s (from CS rising edge to CS falling edge). The duration is
		For 48 kHz-related sample rates, the system-clock period is 1/22.5792 MHz.	ck period is 1/24.576 MHz. For 44.1 kHz-related sample rates,
		0x0 = (Default) 32 clock cycles 0x1 = 36 clock cycles 0x2 = 40 clock cycles 0x3 = 44 clock cycles 0x4 = 48 clock cycles 0x5 = 56 clock cycles 0x6 = 64 clock cycles 0x7 = 80 clock cycles	0x8 = 96 clock cycles 0x9 = 128 clock cycles 0xA = 160 clock cycles 0xB = 224 clock cycles 0xC = 288 clock cycles 0xD = 416 clock cycles 0xE = 544 clock cycles 0xF = 800 clock cycles
7:4	CS_RISE_DELAY	transaction). The delay is defined in system-clos	num time from SCLK active edge to CS rising edge (end of SPIck cycles. ck period is 1/24.576 MHz. For 44.1 kHz-related sample rates,
		0x0 = (Default) 2 clock cycles 0x1 = 4 clock cycles 0x2 = 6 clock cycles 0x3 = 8 clock cycles 0x4 = 10 clock cycles 0x5 = 12 clock cycles 0x6 = 14 clock cycles 0x7 = 16 clock cycles	0x8 = 18 clock cycles 0x9 = 20 clock cycles 0xA = 22 clock cycles 0xB = 24 clock cycles 0xC = 26 clock cycles 0xD = 28 clock cycles 0xE = 30 clock cycles 0xF = 32 clock cycles
3:0	CS_FALL_DELAY	Chip Select (CS) fall delay. Configures the minin first SCK edge. The delay is defined in system-c	num time from CS falling edge (start of SPI transaction) to the lock cycles.
		For 48 kHz-related sample rates, the system-clock period is 1/22.5792 MHz.	ck period is 1/24.576 MHz. For 44.1 kHz-related sample rates,
		The delay is dependent on the SPI clock divider represents the value of SCK_DIV field (0-15).	(SCK_DIV) setting – the 'N' variable in the enumeration
		0x0 = (Default) 3+N clock cycles 0x1 = 5+N clock cycles 0x2 = 7+N clock cycles 0x3 = 9+N clock cycles 0x4 = 11+N clock cycles 0x5 = 13+N clock cycles 0x6 = 15+N clock cycles 0x7 = 17+N clock cycles	0x8 = 19+N clock cycles 0x9 = 21+N clock cycles 0xA = 23+N clock cycles 0xB = 25+N clock cycles 0xC = 27+N clock cycles 0xD = 29+N clock cycles 0xE = 31+N clock cycles 0xF = 33+N clock cycles

6.4.10 CH1_CONFIG

RW	158	7	6	5	4	3	2	1	0
	_	_	_			CH1_BIT_PA	ATT_LENGTH		
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description								
15:6	_	Reserved								
5:0	CH1_BIT_PATT_ LENGTH	Channel 1 bit-pattern length for SPI gain control 0x00 = (Default) 0 bits (device not present) 0x01 = 1 bits 0x02 = 2 bits	 0x20 = 32 bits 0x21–0x3F = Reserved							



3.4.1	1 CH	I2_CONF	iG					Address	s: 0x0000 2
RW	158	– 7	6	5	4	3	2	1	0
	_		_		<u>'</u>	CH2_BIT_PAT	TT_LENGTH		
efault	0x00	0	0	0	0	0	0	0	0
Bits	ı	Name				Description			
15:6		_	Reserved						
5:0		BIT_PATT_ ENGTH	Channel 2 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	ttern length for \$ It) 0 bits (device			= 32 bits 0x3F = Reserve	d	
.4.1	2 CH	I3_CONF	iG					Address	s: 0x0000 2
RW	158	7	6	5	4	3	2	1	0
	_		_			CH3_BIT_PAT		·	
efault	0x00	0	0	0	0	0	0	0	0
Bits		Name			<u>'</u>	Description			
15:6		_	Reserved			•			
5:0		BIT_PATT_ ENGTH	Channel 3 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	ttern length for S lt) 0 bits (device		d			
.4.1	3 CH	I4 CONF	iG					Address	s: UXUUUU 2
.4.1 RW		I4_CONF		5	4	3	2		
	3 CH 158 —	14_CONF	F IG 6 —————————————————————————————————	5	4	3 CH4_BIT_PAT	2	Address	0 O
RW		1	6	5	0				
RW efault	158 — 0x00	7	6		0	CH4_BIT_PAT	TT_LENGTH	1	0
RW efault	158 — 0x00	7	6		0	CH4_BIT_PAT	TT_LENGTH	1	0
RW efault Bits 15:6	158 — 0x00	7 0 Name	6 0 Reserved Channel 4 bit-pa	0	0	CH4_BIT_PAT 0 Description 0x20 =	TT_LENGTH	0	0
RW efault Bits 15:6 5:0	158 — 0x00	7 0 Name — BIT_PATT_ ENGTH	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	0 attern length for S	0	CH4_BIT_PAT 0 Description 0x20 =	TT_LENGTH 0 = 32 bits	1 0	0
RW efault Bits 15:6 5:0	158 — 0x00 ———————————————————————————————	7 0 Name BIT_PATT_ ENGTH	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	0 attern length for S	0	CH4_BIT_PAT 0 Description 0x20 =	TT_LENGTH 0 = 32 bits	1 0 d	0
RW efault 3its 15:6 5:0	158 — 0x00	7 0 Name — BIT_PATT_ ENGTH	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	0 attern length for S lt) 0 bits (device	6PI gain control not present)	CH4_BIT_PAT 0 Description 0x20 = 0x21-(TT_LENGTH 0 = 32 bits 0x3F = Reserved	1 0	0 0 s: 0x0000 2
RW	158 — 0x00 ———————————————————————————————	7 0 Name BIT_PATT_ ENGTH	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	0 attern length for S lt) 0 bits (device	6PI gain control not present)	CH4_BIT_PAT 0 Description 0x20 = 0x21-0	TT_LENGTH 0 = 32 bits 0x3F = Reserved	1 0 d	0 0 s: 0x0000 2
RW	158	7 0 Name BIT_PATT_ ENGTH JX1_CON 7	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits IFIG 6	outtern length for Solt) 0 bits (device	6PI gain control not present) 4	CH4_BIT_PAT 0 Description 0x20 = 0x21-0 3 AUX1_BIT_PA	TT_LENGTH 0 = 32 bits 0x3F = Reserved	1 0 Address	0 0 s: 0x0000 2
RW Bits 15:6 5:0 A.1 RW Bits	158	7 0 Name BIT_PATT_ ENGTH	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits IFIG 6	outtern length for Solt) 0 bits (device	6PI gain control not present) 4	CH4_BIT_PAT 0 Description 0x20 = 0x21-(3 AUX1_BIT_PAT 0	TT_LENGTH 0 = 32 bits 0x3F = Reserved	1 0 Address	0 0 s: 0x0000 2
RW sefault 15:6 5:0 A.11 RW sefault 15:6	158 — 0x00 CH4_ LE 4 AU 158 — 0x00	7 0 Name BIT_PATT_ ENGTH	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits IFIG 6 - 0 Reserved Auxiliary 1 bit-pa	0 Ittern length for S It) 0 bits (device)	6PI gain control not present) 4 0 SPI aux control	CH4_BIT_PAT 0 Description 0x20 = 0x21-0 3 AUX1_BIT_PAT 0 Description 0x20 = 0x20 = 0x21-0x21-0x21-0x21-0x21-0x21-0x21-0x21-	TT_LENGTH 0 = 32 bits 0x3F = Reserved	1 0 Address 1 0	0 0 s: 0x0000 2
RW	158 — 0x00 CH4_ LE 158 — 0x00	7 0 Name BIT_PATT_ ENGTH 7 0 Name BIT_PATT_ FAMA BIT_PATT_ ENGTH	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits IFIG Reserved Auxiliary 1 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	0 Ittern length for S It) 0 bits (device) 5 0	6PI gain control not present) 4 0 SPI aux control	CH4_BIT_PAT 0 Description 0x20 = 0x21-0 3 AUX1_BIT_PAT 0 Description 0x20 = 0x20 = 0x21-0x21-0x21-0x21-0x21-0x21-0x21-0x21-	TT_LENGTH 0 = 32 bits Dx3F = Reserved 2 TT_LENGTH 0	1 0 Address 1 0	0 0 s: 0x0000 2 0
RW Bits 15:6 5:0 Sits 15:6 5:0 Sits 15:6 5:0 Sits 15:6 5:0 Sits S	158	7 0 Name BIT_PATT_ ENGTH 7 0 Name	6 — 0 Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits IFIG 6 — 0 Reserved Auxiliary 1 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	outtern length for Solt) 0 bits (device) 5 0 attern length for Solt) 0 bits (device)	6PI gain control not present) 4 0 6PI aux control not present)	CH4_BIT_PAT 0 Description 0x20 = 0x21-0 3 AUX1_BIT_PAT 0 Description 0x20 = 0x20 = 0x21-0x21-0x21-0x21-0x21-0x21-0x21-0x21-	TT_LENGTH 0 = 32 bits Dx3F = Reserved 2 TT_LENGTH 0	1 0 Address 1 0	0 s: 0x0000 2 0 0 s: 0x0000 2
RW efault 15:6 5:0 5:0 .4.1 Bits 15:6 5:0 .4.1	158 — 0x00 CH4_ LE 158 — 0x00	7 0 Name BIT_PATT_ ENGTH 7 0 Name — BIT_PATT_ ENGTH 1 Name — BIT_PATT_ ENGTH	Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits IFIG Reserved Auxiliary 1 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	0 Ittern length for S It) 0 bits (device) 5 0	6PI gain control not present) 4 0 SPI aux control	CH4_BIT_PAT 0 Description 0x20 = 0x21-0 3 AUX1_BIT_PAT 0 Description 0x20 = 0x21-0	T_LENGTH 0 = 32 bits Dx3F = Reserved 2 TT_LENGTH 0 = 32 bits Dx3F = Reserved	1 0 Address	0 0 s: 0x0000 2 0
Bits 15:6 5:0 RW efault Bits 15:6 5:0	158	7 0 Name BIT_PATT_ ENGTH 7 0 Name — BIT_PATT_ ENGTH 1 Name — BIT_PATT_ ENGTH	6 — 0 Reserved Channel 4 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits IFIG 6 — 0 Reserved Auxiliary 1 bit-pa 0x00 = (Defau 0x01 = 1 bits 0x02 = 2 bits	outtern length for Solt) 0 bits (device) 5 0 attern length for Solt) 0 bits (device)	6PI gain control not present) 4 0 6PI aux control not present)	CH4_BIT_PAT 0 Description 0x20 = 0x21-0 3 AUX1_BIT_PAT 0 Description 0x20 = 0x21-0 3x20 = 0x21-0	T_LENGTH 0 = 32 bits Dx3F = Reserved 2 TT_LENGTH 0 = 32 bits Dx3F = Reserved	1 0 Address	0 0 s: 0x0000 0

Address: 0x0000 2062

Address: 0x0000 2064

Address: 0x0000 2066



6.4.16 CH1 BIT PAT	TT 0
--------------------	------

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH1_BIT_PATT_0															
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	CH1_BIT_PATT_0	Channel 1 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit
		pattern is shorter than 32 bits, one or more of the LSBs is unused.

6.4.17 CH1 BIT PATT 1

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CH1_BIT	_PATT_1							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	CH1_BIT_PATT_1	Channel 1 SPI bit pattern for external gain control, bits 1-16.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused.

6.4.18 CH1_VOL_0

			_													
RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			_							С	H1_ANA_VC	DL				
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description
15:11	_	Reserved	
10:0	CH1_ANA_VOL	Channel 1 analog gain. The selected value mi 0x000 = (Default) 0.000 dB 0x001 = 0.125 dB 0x002 = 0.250 dB 0x23F = 71.875 dB	ust match the analog gain of the associated SPI bit pattern. 0x240-0x5BF = Reserved 0x5C0 = -72.000 dB 0x7FF = -0.125 dB

6.4.19 CH1 VOL 1

_		_	_													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH1_ UPDATE				_							CH1_D	IG_VOL			
Access	WO				_							R	W			
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description										
15		annel 1 gain update. Write 1 to apply the Channel 1 gain selection and SPI bit pattern. The gain update is lied at the next scheduling opportunity, zero-cross aligned.										
14:8	_	Reserved										
7:0	CH1_DIG_VOL	Channel 1 digital gain. 0x00 = (Default) 0.000 dB 0x01 = 0.125 dB 0x02 = 0.250 dB 0x5F = 11.875 dB 0x60-0x9F = Reserved 0xA0 = -12.000 dB 0xFF = -0.125 dB										

Address: 0x0000 206A

Address: 0x0000 206C

Address: 0x0000 206E



6.4.20	CH2	BIT	PATT	0
--------	-----	-----	------	---

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CH2_BIT	_PATT_0							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

I	Bits	Name	Description
	15:0	CH2_BIT_PATT_0	Channel 2 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits.
			The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit
			pattern is shorter than 32 bits, one or more of the LSBs is unused.

6.4.21 CH2 BIT PATT 1

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CH2_BIT	_PATT_1							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	CH2_BIT_PATT_1	Channel 2 SPI bit pattern for external gain control, bits 1-16.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused.

6.4.22 CH2_VOL_0

			_													
RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			_							CI	H2_ANA_VC	DL				
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:11	_	Reserved
10:0	CH2_ANA_VOL	Channel 2 analog gain. The selected value must match the analog gain of the associated SPI bit pattern. 0x000 = (Default) 0.000 dB 0x240-0x5BF = Reserved 0x001 = 0.125 dB 0x5C0 = -72.000 dB 0x7FF = -0.125 dB

6.4.23 CH2_VOL_1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH2_ UPDATE				_							CH2_D	IG_VOL			
Access	WO				_							R	W			
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description										
15		annel 2 gain update. Write 1 to apply the Channel 2 gain selection and SPI bit pattern. The gain update is blied at the next scheduling opportunity, zero-cross aligned.										
14:8	_	Reserved										
7:0	CH2_DIG_VOL	Channel 2 digital gain. 0x00 = (Default) 0.000 dB 0x01 = 0.125 dB 0x02 = 0.250 dB 0x5F = 11.875 dB 0x60-0x9F = Reserved 0xA0 = -12.000 dB 0xFF = -0.125 dB										

Address: 0x0000 2072

Address: 0x0000 2074

Address: 0x0000 2076



6.4.24	CH3	BIT	PATT	0
--------	-----	-----	------	---

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CH3_BIT	_PATT_0							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	s Name	Description
15:	0 CH3_BIT_PATT_0	Channel 3 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused.

6.4.25 CH3 BIT PATT 1

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CH3_BIT	_PATT_1							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	CH3_BIT_PATT_1	Channel 3 SPI bit pattern for external gain control, bits 1-16.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused.

6.4.26 CH3_VOL_0

					in the second se								i			
RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			_							С	H3_ANA_VC	DL				
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:11	_	Reserved
10:0	CH3_ANA_VOL	Channel 3 analog gain. The selected value must match the analog gain of the associated SPI bit pattern. 0x000 = (Default) 0.000 dB 0x001 = 0.125 dB 0x002 = 0.250 dB 0x2FF = -0.125 dB

6.4.27 CH3 VOL 1

_		_	_													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH3_ UPDATE				_							CH3_D	G_VOL			
Access	WO				_							R	W			
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description									
15		hannel 3 gain update. Write 1 to apply the Channel 3 gain selection and SPI bit pattern. The gain update is oplied at the next scheduling opportunity, zero-cross aligned.									
14:8	_	Reserved									
7:0	CH3_DIG_VOL	Channel 3 digital gain. 0x00 = (Default) 0.000 dB 0x01 = 0.125 dB 0x02 = 0.250 dB 0xFF = -0.125 dB 0xFF = -0.125 dB									

Address: 0x0000 207A

Address: 0x0000 207C

Address: 0x0000 207E



6.4.28 CH4 BI	PATT 0
---------------	--------

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CH4_BIT	_PATT_0							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	CH4_BIT_PATT_0	Channel 4 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit
		pattern is shorter than 32 bits, one or more of the LSBs is unused.

6.4.29 CH4 BIT PATT 1

RW	15	14	– 13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CH4_BIT	_PATT_1							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	CH4_BIT_PATT_1	Channel 4 SPI bit pattern for external gain control, bits 1-16.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused.

6.4.30 CH4_VOL_0

			_													
RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			_							С	H4_ANA_VC	DL				
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description
15:11	_	Reserved	
10:0	CH4_ANA_VOL	Channel 4 analog gain. The selected value model (Default) 0.000 dB 0x001 = 0.125 dB 0x002 = 0.250 dB 0x23F = 71.875 dB	ust match the analog gain of the associated SPI bit pattern. 0x240-0x5BF = Reserved 0x5C0 = -72.000 dB 0x7FF = -0.125 dB

6.4.31 CH4 VOL 1

		_	_													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH4_ UPDATE				_							CH4_D	IG_VOL			
Access	WO				_							R	W			
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	CH4_UPDATE	Channel 4 gain update. Write 1 to apply the Channel 4 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.
14:8	_	Reserved
7:0	CH4_DIG_VOL	Channel 4 digital gain. 0x00 = (Default) 0.000 dB 0x01 = 0.125 dB 0x02 = 0.250 dB 0x5F = 11.875 dB 0x60-0x9F = Reserved 0xA0 = -12.000 dB 0xFF = -0.125 dB

Address: 0x0000 20A2

Address: 0x0000 20A4

Address: 0x0000 20A6

Address: 0x0000 3D1C



6.4.3	32 A	UX1_E	BIT_P	ATT_()									Addres	s: 0x00	00 20A0
RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								ALIV1 DI	L DVII V							

	_							-					_			-
								AUX1_BI7	Γ_PATT_0							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	AUX1_BIT_PATT_0	Auxiliary 1 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused.

6.4.33 AUX1_BIT_PATT_1

RW	15	14	13	– 12	11	10	9	8	7	6	5	4	3	2	1	0
								AUX1_BI	Γ_PATT_1							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	AUX1_BIT_PATT_1	Auxiliary 1 SPI bit pattern for external gain control, bits 1-16.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused.

6.4.34 AUX2 BIT PATT 0

RW	15	14	13	– 12	11	10	9	8	7	6	5	4	3	2	1	0
								AUX2_BI7	Γ_PATT_0							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:0	AUX2_BIT_PATT_0	Auxiliary 2 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits.
		The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused.

6.4.35 AUX2_BIT_PATT_1

RW	15	14	13	– 12	11	10	9	8	7	6	5	4	3	2	1	0
	AUX2_BIT_PATT_1															
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bi	its	Name	Description
15	0:5	AUX2_BIT_PATT_1	Auxiliary 2 SPI bit pattern for external gain control, bits 1-16.
			The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused.

6.5 PIN_CONFIG

6.5.1 PAD CLIP

		_														
RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CLIP_OP_ CFG				_				CONFIG4_ CLIP_EN	CONFIG3_ CLIP_EN	CONFIG2_ CLIP_EN	_	SPI_CS_ CLIP_EN	ASP_ DOUT4_ CLIP_EN	ASP_ DOUT3_ CLIP_EN	ASP_ DOUT2_ CLIP_EN
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15	CLIP_OP_CFG	Clip-detect output configuration
		0 = (Default) CMOS 1 = Open drain
14:8	_	Reserved
7	CONFIG4_CLIP_EN	CONFIG4 pin function select
		0 = (Default) HW config 1 = Clip-detect output

Address: 0x0000 3D24



Bits	Name	Description
6	CONFIG3_CLIP_EN	CONFIG3 pin function select
		0 = (Default) HW config 1 = Clip-detect output
5	CONFIG2_CLIP_EN	CONFIG2 pin function select
		0 = (Default) HW config 1 = Clip-detect output
4	_	Reserved
3	SPI_CS_CLIP_EN	SPI_CS pin function select
		0 = (Default) SPI_CS 1 = Clip-detect output
2		ASP_DOUT4 pin function select
	EN	0 = (Default) ASP_DOUT4 1 = Clip-detect output
1		ASP_DOUT3 pin function select
	EN	0 = (Default) ASP_DOUT3 1 = Clip-detect output
0		ASP_DOUT2 pin function select
	EN	0 = (Default) ASP_DOUT2 1 = Clip-detect output

6.5.2 PAD_HGC_SPI

RW	158	7	6	5	4	3	2	1	0
					_				HGC_SPI_EN
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:1	_	Reserved
0	HGC_SPI_EN	HGC pin function select. Set this bit to enable the HGC function on the CONFIG2, CONFIG3, and CONFIG4 pins

6.5.3 PAD_FN

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			-	_			CONFIG5_ FN	CONFIG4_ FN	CONFIG3_ FN	CONFIG2_ FN	_	SPI_SCK_ FN	SPI_CS_ FN	ASP_ DOUT4_ FN	ASP_ DOUT3_ FN	ASP_ DOUT2_ FN
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description
15:10	_	Reserved
9	CONFIG5_FN	CONFIG5 pin function select
		0 = (Default) HW config 1 = GP output
8	CONFIG4_FN	CONFIG4 pin function select
		0 = (Default) HW config/HGC_CS 1 = GP output
7	CONFIG3_FN	CONFIG3 pin function select
		0 = (Default) HW config/HGC_SDO 1 = GP output
6	CONFIG2_FN	CONFIG2 pin function select
		0 = (Default) HW config/HGC_SCK 1 = GP output
5	_	Reserved
4	SPI_SCK_FN	SPI_SCK pin function select
		0 = (Default) SPI_SCK 1 = GP output
3	SPI_CS_FN	SPI_CS pin function select
		0 = (Default) SPI_CS 1 = GP output



Bits	Name	Description
2	ASP_DOUT4_FN	ASP_DOUT4 pin function select 0 = (Default) ASP_DOUT4
		1 = GP output
1	ASP_DOUT3_FN	ASP_DOUT3 pin function select 0 = (Default) ASP_DOUT3 1 = GP output
0	ASP_DOUT2_FN	ASP_DOUT2 pin function select 0 = (Default) ASP_DOUT2 1 = GP output

6.5.4 PAD_LVL

RW	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			_	_			CONFIG5_ LVL	CONFIG4_ LVL	CONFIG3_ LVL	CONFIG2_ LVL	_	SPI_SCK_ LVL	SPI_CS_ LVL	ASP_ DOUT4_ LVL	ASP_ DOUT3_ LVL	ASP_ DOUT2_ LVL
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description				
15:10	_	Reserved				
9	CONFIG5_LVL	CONFIG5 output level. Sets the output level if CONFIG5 is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				
8	CONFIG4_LVL	DNFIG4 output level. Sets the output level if CONFIG4 is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				
7	CONFIG3_LVL	CONFIG3 output level. Sets the output level if CONFIG3 is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				
6	CONFIG2_LVL	CONFIG2 output level. Sets the output level if CONFIG2 is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				
5	_	Reserved				
4	SPI_SCK_LVL	SPI_SCK output level. Sets the output level if SPI_SCK is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				
3	SPI_CS_LVL	SPI_CS output level. Sets the output level if SPI_CS is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				
2	ASP_DOUT4_LVL	ASP_DOUT4 output level. Sets the output level if ASP_DOUT4 is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				
1	ASP_DOUT3_LVL	ASP_DOUT3 output level. Sets the output level if ASP_DOUT3 is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				
0	ASP_DOUT2_LVL	ASP_DOUT2 output level. Sets the output level if ASP_DOUT2 is configured as GP output. 0 = (Default) Logic 0 1 = Logic 1				

Address: 0x0000 3E1C



6.6 CLIP_DETECT

6.6.1 CLIP_WARN

RW	158	7	6	5	4	3	2	1	0
	_		_		IN4_CLIP_WARN	IN3_CLIP_WARN	IN2_CLIP_WARN	IN1_CLIP_WARN	_
Default	0x00	0	0	0	0	0	0	0	0

Bits	Name	Description
15:5	_	Reserved
4	IN4_CLIP_WARN	Channel 4 clip-detect indication. Rising edge triggered. Write 1 to clear. 0 = (Default) Normal 1 = Clip detect
3	IN3_CLIP_WARN	Channel 3 clip-detect indication. Rising edge triggered. Write 1 to clear. 0 = (Default) Normal 1 = Clip detect
2	IN2_CLIP_WARN	Channel 2 clip-detect indication. Rising edge triggered. Write 1 to clear. 0 = (Default) Normal 1 = Clip detect
1	IN1_CLIP_WARN	Channel 1 clip-detect indication. Rising edge triggered. Write 1 to clear. 0 = (Default) Normal 1 = Clip detect
0	_	Reserved



7 Performance Plots

7.1 ADC Filter Response

The ADC filter performance is described in this section. Note the group-delay plots represent the filter only—see Table 3-5 for full-path latency.

ADC Filter Response—Fast Roll-Off, 32 kHz Sample Rate




Figure 7-1. Passband Magnitude




Figure 7-3. Impulse Response—Linear Phase




Figure 7-5. Phase vs. Frequency




Figure 7-2. Stopband Magnitude




Figure 7-4. Impulse Response—Minimum Phase




Figure 7-6. Group Delay vs. Frequency



ADC Filter Response—Fast Roll-Off, 48 kHz Sample Rate




Figure 7-7. Passband Magnitude




Figure 7-9. Impulse Response—Linear Phase




Figure 7-11. Phase vs. Frequency




Figure 7-8. Stopband Magnitude




Figure 7-10. Impulse Response—Minimum Phase




Figure 7-12. Group Delay vs. Frequency



ADC Filter Response—Slow Roll-Off, 48 kHz Sample Rate




Figure 7-13. Passband Magnitude




Figure 7-15. Impulse Response—Linear Phase




Figure 7-17. Phase vs. Frequency




Figure 7-14. Stopband Magnitude




Figure 7-16. Impulse Response—Minimum Phase




Figure 7-18. Group Delay vs. Frequency



ADC Filter Response—Fast Roll-Off, 96 kHz Sample Rate




Figure 7-19. Passband Magnitude




Figure 7-21. Impulse Response—Linear Phase




Figure 7-23. Phase vs. Frequency




Figure 7-20. Stopband Magnitude




Figure 7-22. Impulse Response—Minimum Phase




Figure 7-24. Group Delay vs. Frequency



ADC Filter Response—Slow Roll-Off, 96 kHz Sample Rate




Figure 7-25. Passband Magnitude




Figure 7-27. Impulse Response—Linear Phase




Figure 7-29. Phase vs. Frequency




Figure 7-26. Stopband Magnitude




Figure 7-28. Impulse Response—Minimum Phase




Figure 7-30. Group Delay vs. Frequency



ADC Filter Response—Fast Roll-Off, 192 kHz Sample Rate




Figure 7-31. Passband Magnitude




Figure 7-33. Impulse Response—Linear Phase




Figure 7-35. Phase vs. Frequency




Figure 7-32. Stopband Magnitude




Figure 7-34. Impulse Response—Minimum Phase




Figure 7-36. Group Delay vs. Frequency



ADC Filter Response—Slow Roll-Off, 192 kHz Sample Rate




Figure 7-37. Passband Magnitude




Figure 7-39. Impulse Response—Linear Phase




Figure 7-41. Phase vs. Frequency




Figure 7-38. Stopband Magnitude




Figure 7-40. Impulse Response—Minimum Phase




Figure 7-42. Group Delay vs. Frequency



ADC Filter Response—Fast Roll-Off, 384 kHz Sample Rate




Figure 7-43. Passband Magnitude




Figure 7-45. Impulse Response—Linear Phase




Figure 7-47. Phase vs. Frequency




Figure 7-44. Stopband Magnitude




Figure 7-46. Impulse Response—Minimum Phase




Figure 7-48. Group Delay vs. Frequency



ADC Filter Response—Slow Roll-Off, 384 kHz Sample Rate




Figure 7-49. Passband Magnitude




Figure 7-51. Impulse Response—Linear Phase




Figure 7-53. Phase vs. Frequency




Figure 7-50. Stopband Magnitude




Figure 7-52. Impulse Response—Minimum Phase




Figure 7-54. Group Delay vs. Frequency

Copyright © 2022–2024 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd.



ADC Filter Response—Fast Roll-Off, 768 kHz Sample Rate




Figure 7-55. Passband Magnitude




Figure 7-57. Impulse Response—Linear Phase




Figure 7-59. Phase vs. Frequency




Figure 7-56. Stopband Magnitude




Figure 7-58. Impulse Response—Minimum Phase




Figure 7-60. Group Delay vs. Frequency



ADC Filter Response—Slow Roll-Off, 768 kHz Sample Rate




Figure 7-61. Passband Magnitude




Figure 7-63. Impulse Response—Linear Phase




Figure 7-65. Phase vs. Frequency




Figure 7-62. Stopband Magnitude




Figure 7-64. Impulse Response—Minimum Phase




Figure 7-66. Group Delay vs. Frequency



Thermal Characteristics


Table 8-1. Typical JEDEC Four-Layer, 2s2p Board Thermal Characteristics

Parameter	Symbol	QFN	Units
Junction-to-ambient thermal resistance	θ_{JA}	20.03	°C/W
Junction-to-board thermal resistance	θ_{JB}	7.75	°C/W
Junction-to-case (top) thermal resistance	θ_{JC}	45.5	°C/W
Junction-to-board thermal-characterization parameter	Ψ_{JB}	7.38	°C/W
Junction-to-package-top thermal-characterization parameter	$\Psi_{ m JT}$	1.83	°C/W

Notes:

- Natural convection at the maximum recommended operating temperature T_A (see Table 3-2)
- Four-layer, 2s2p PCB as specified by JESD51-9 and JESD51-11; dimensions: 101.5 x 114.5 x 1.6 mm
- Thermal parameters as defined by JESD51-12

9 Package Dimensions




	SYMBOL	MIN	NOM	MAX			
TOTAL THICKNESS			0.7 0.75				
	A1	0	0.035	0.05			
	A2						
	A3	0.203 REF					
	Ь	0.15 0.2		0.25			
X	D	6 BSC					
Υ	E	6 BSC					
	e	0.4 BSC					
X	J	4.5	4.6	4.7			
Υ	K	4.5	4.6	4.7			
	L	0.35	0.4	0.45			
RANCE	000	0.1					
	bbb	0.1					
	ccc	0.08					
	ddd	0.1					
EXPOSED PAD OFFSET			0.1				
	X Y RANCE	A A1 A2 A3 b b	A 0.7 A1 0 A2 A3 b 0.15 X D Y E Y E Y K 4.5 Y K 4.5 C C C ddd	A 0.7 0.75 A1 0 0.035 A2 0.55 A3 0.203 REF b 0.15 0.2 X D 6 BS Y E 6 6 BS X J 4.5 4.6 Y K 4.5 4.6 L 0.35 0.4 RANCE aaa 0.1 bbb 0.1 ccc 0.08 ddd 0.1			

Figure 9-1. QFN Package Drawing

^{1.0} COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD.
2.0 TOTAL THICKNESS NOT INCLUDE SAW BURR.



10 Package Marking



Top Side Brand

Line 1: Part number Line 2: Package mark Line 3: Country of origin (CO)

Line 4: Encoded wafer/device ID

Package Mark Fields
CC = Cirrus Logic Index Code RR = Device revision code LL = Lot sequence code YY = Year of manufacture WW = Work week of manufacture

Figure 10-1. Package Marking

11 Ordering Information

Table 11-1. Ordering Information

Product	Description	Package	RoHS Compliant	Grade	Temperature Range	Container	Orderable Part Number
CS5304P	High Performance Multichannel Audio ADC	48-pin QFN	Yes	Commercial	-40 to +85°C	Tray	CS5304P-DN
	High Performance Multichannel Audio ADC	48-pin QFN	Yes	Commercial	-40 to +85°C	Tape and Reel	CS5304P-DNR

12 References

NXP Semiconductors, UM10204 Rev. 7, October 2021, I2C-Bus Specification and User Manual, http://www.nxp.com

13 Revision History

Table 13-1. Revision History

Revision	Changes			
A2	Initial publication			
JUN 2023				
A3	Added ADC_FILTN connection to GND (Fig. 2-1)			
MAY 2024	Removed specific component recommendation for input-buffer op-amp (Fig. 2-1)			
	Noted measurement bandwidth for all specifications (Table 3-1)			
	Input impedance updated (Table 3-4)			
	Updated minimum SPI idle duration (Table 3-13)			
	Ordering information updated for automotive-grade parts (Section 11)			



Table 13-1. Revision History (Cont.)

Revision	Changes				
A4	Updated VDD_D reset threshold (Table 3-9)				
JUL 2024	Updated "fsb" references to "fs(base)" (Section 4.2, Section 4.4.1)				
	Removed constraint on duration of MCLK interruption (Section 4.4.1, Section 4.4.2)				
	Add clip-detect function (Section 4.5.3)				
	Fixed glitch behavior of HGC_CS if update all HGC bit patterns are zero length (Section 4.5.4.1)				
	Removed requirement to check HGC is idle before disabling ADCs (Section 4.5.1)				
	Removed restriction on updating HGC channels while ADCs are enabled (Section 4.5.4.3)				
	 Clarification of θ_{JC} definition (Section 8) 				
	Orderable part numbers updated (Section 11)				
A5	Typical connections updated (Section 2)				
DEC 2024	Thermal characteristics updated (Section 8)				

Important: Please check www.cirrus.com or with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

"Advance" product information describes products that are in development and subject to substantial development changes. For the purposes of our terms and conditions of sale, "Preliminary" or "Advanced" datasheets are nonfinal datasheets that include, but are not limited to, datasheets marked as "Target", "Advance", "Product Preview", "Preliminary Technical Data" and/or "Preproduction." Products provided with any such datasheet are therefore subject to relevant terms and conditions associated with "Preliminary" or "Advanced" designations, as set out in our terms and conditions of sale, including but not limited to that Cirrus Logic expressly disclaims any warranties with respect to such products. The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic c

CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, TESTED, INTENDED OR WARRANTED FOR USE (1) WITH OR IN IMPLANTABLE PRODUCTS OR FDA/MHRA CLASS III (OR EQUIVALENT CLASSIFICATION) MEDICAL DEVICES, OR (2) IN ANY PRODUCTS, APPLICATIONS OR SYSTEMS, INCLUDING WITHOUT LIMITATION LIFE-CRITICAL MEDICAL EQUIPMENT OR SAFETY OR SECURITY EQUIPMENT, WHERE MALFUNCTION OF THE PRODUCT COULD CAUSE PERSONAL INJURY, DEATH, SEVERE PROPERTY DAMAGE OR SEVERE ENVIRONMENTAL HARM. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN SUCH A MANNER, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2022–2024 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.

SPI is a trademark of Motorola.