18-Bit, Stereo A/D Converter for Digital Audio

Features

- Complete CMOS Stereo A/D System
  Delta-Sigma A/D Converters
  Digital Anti-Alias Filtering
  S/H Circuitry and Voltage Reference

- Adjustable System Sampling Rates
  including 32kHz, 44.1 kHz & 48kHz

- 107 dB Dynamic Range (A-Weighted)

- Low Noise and Distortion
  100 dB THD + N

- Internal 64X Oversampling

- Linear Phase Digital Anti-Alias Filtering

- Low Power Dissipation: 550 mW
  Power-Down Mode

- Evaluation Board Available

General Description

The CS5389 is a complete analog-to-digital converter for stereo digital audio systems. It performs sampling, analog-to-digital conversion and anti-alias filtering, generating 18-bit values for both left and right inputs in serial form. The output word rate can be up to 50 kHz per channel.

The CS5389 uses 5th-order, delta-sigma modulation with 64X oversampling followed by digital filtering and decimation, which removes the need for an external anti-alias filter. The ADC uses a differential architecture which provides excellent noise rejection.

The CS5389 has a filter passband of dc to 24kHz. The filters have linear phase, 0.01 dB passband ripple, and >80 dB stopband rejection.

The CS5389 is targeted for the most demanding professional audio systems requiring wide dynamic range and low noise and distortion.

ORDERING INFORMATION:

Model	Temp. Range	Package Type
CS5389-KP	0° to 70°C	28-pin Plastic DIP

ANALOG CHARACTERISTICS

(T_A = 25°C; VA+, VL+,VD+ = 5V; VA- = -5V; Full-scale Input Sinewave, 1kHz; Output word rate = 48 kHz; SCLK = 3.072 MHz; Source Impedance = 39Ω with 6.8 nF across AIN+, AIN-; Measurement Bandwidth is 20 Hz to 20 kHz unless otherwise specified; Logic 0 = 0V, Logic 1 = VD+;

Parameter	Symbol	Min	CS5389-K Typ	Max	Units
Resolution		18	-	-	Bits
Dynamic Performance					
Dynamic Range		102	104	-	dB
(A-weighted)		-	107	-	dB
Total Harmonic Distortion + Noise	THD+N				
0 dB		-	-100	-	dB
-20 dB		-	-84	-82	dB
-60 dB		-	-44	-42	dB
Interchannel Phase Deviation		-	0.0001	-	°
Interchannel Isolation		106	120	-	dB
dc Accuracy					
Interchannel Gain Mismatch		-	0.05	-	dB
Gain Error		-	±1	±5	%
Gain Drift		-	50	150	ppm/°C
Bipolar Offset Error (After Calibration)		-	±5	±20	LSB
Offset Calibration Range		-	±50	-	mV
Analog Input					
Full-scale Differential Input Voltage (Note 1)	V_{IN}	14.0	14.72	-	Vpp
Input Impedance	Z_{IN}	-	25	-	kΩ
Common-Mode Rejection	CMRR	-	115	-	dB
Power Supplies					
Power Supply Current (VA+)+(VL+)	I_{A+}	-	37.5	55	mA
with APD, DPD low VA-	I_{A-}	-	37.5	55	mA
(Normal Operation) VD+	I_{D+}	-	35.0	50	mA
Power Supply Current (VA+)+(VL+)	I_{A+}	-	100	-	μA
with APD, DPD high VA-	I_{A-}	-	100	-	μA
(Power-Down Mode) VD+	I_{D+}	-	100	-	μA
Power Consumption (APD, DPD Low)	PDN	-	550	800	mW
(APD, DPD High)	PDS	-	1.5	-	mW
Power Supply (dc to 28 kHz)	PSRR	-	65	-	dB
Rejection Ratio (28 kHz to 3.046 MHz)		-	100	-	dB

Notes: 1. Specified for a fully differential input ±{(AINR+)-(AINR-)}.The ADC accepts input voltages up to the analog supplies (VA+, VA-). Full-scale outputs will be produced for differential inputs beyond V_{IN}. This value is subject to the gain error tolerance specification
* Refer to *Parameter Definitions* at the end of this data sheet.

Specifications are subject to change without notice

3

DIGITAL FILTER CHARACTERISTICS
(T_A = 25 °C; VA+, VL+ ,VD+ = 5V ± 5%; VA- = -5V ± 5%; Output word rate of 48 kHz)

Parameter		Symbol	Min	Typ	Max	Units
Passband	(-3dB)		0	-	24	kHz
	(-0.01 dB)		0	-	22	kHz
Passband Ripple			-	-	±0.01	dB
Stopband			28	-	3044	kHz
Stopband Attenuation	(Note 2)		80	-	-	dB
Group Delay (OWR = Output Word Rate)		tgd	-	18/OWR	-	s
Group Delay Variation vs Frequency		Δtgd	-	-	0.0	μs

Notes: 2. The analog modulator samples the input at 3.072MHz for an output word rate of 48 kHz. There is no rejection of input signals which are (n x 3.072MHz) ±22kHz, where n = 0,1,2,3...

DIGITAL CHARACTERISTICS
(T_A = 25 °C; VA+, VL+ ,VD+ = 5V ± 5%; VA- = -5V ± 5%)

Parameter	Symbol	Min	Typ	Max	Units
High-Level Input Voltage	V_{IH}	70%VD+	-	-	V
Low-Level Input Voltage	V_{IL}	-	-	30%VD+	V
High-Level Output Voltage at I_O = -20 μA	V_{OH}	4.4	-	-	V
Low-Level Output Voltage at I_O = 20 μA	V_{OL}	-	-	0.1	V
Input Leakage Current	I_{in}	-	1.0	-	μA

ABSOLUTE MAXIMUM RATINGS (AGND, DGND = 0V, All voltages with respect to ground.)

| Parameter		Symbol	Min	Typ	Max	Units
DC Power Supplies:	Positive Analog	VA+	-0.3	-	+6.0	V
	Negative Analog	VA-	+0.3	-	-6.0	V
	Positive Logic	VL+	-0.3	-	+6.0	V
	Positive Digital	VD+	-0.3	-	+6.0	V
	IVA+ - VD+I		-	-	0.4	V
	IVA+ - VL+I		-	-	0.4	V
	IVD+ - VL+I		-	-	0.4	V
Input Current	Any Pin Except Supplies	I_{in}	-	-	±10	mA
Peak Analog Input Voltage (AINL+/- and AINR +/- pins)		V_{IN}	(VA-)-0.4	-	(VA+)+0.4	V
Digital Input Voltage		V_{IND}	-0.3	-	(VD+)+0.4	V
Ambient Operating Temperature (Power Applied)		T_A	-55	-	+125	°C
Storage Temperature		T_{stg}	-65	-	+150	°C

WARNING: Operation beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.

SWITCHING CHARACTERISTICS

(T_A = 25 °C; VA+, VL+, VD+ = 5V ± 5%; VA- = -5V ± 5%; Inputs: Logic 0 = 0V, Logic 1 = VD+; C_L = 20 pF)

| Parameter	Symbol	Min	Typ	Max	Unit
ICLKD Period (CMODE low)	t_{clkw1}	78	-	3906	ns
ICLKD Low (CMODE low)	t_{clkl1}	31	-	-	ns
ICLKD High (CMODE low)	t_{clkh1}	31	-	-	ns
ICLKD rising to OCLKD rising (CMODE low)	t_{io1}	5	-	40	ns
ICLKD Period (CMODE high)	t_{clkw2}	52	-	2604	ns
ICLKD Low (CMODE high)	t_{clkl2}	20	-	-	ns
ICLKD High (CMODE high)	t_{clkh2}	20	-	-	ns
ICLKD rising or falling to OCLKD rising (CMODE high, Note 3)	t_{io2}	5	-	45	ns
ICLKD rising to L/R edge (CMODE low, MASTER mode)	t_{ilr1}	5	-	50	ns
ICLKD rising to FSYNC edge (CMODE low, MASTER mode)	t_{ifs1}	5	-	50	ns
ICLKD rising to SCLK edge (CMODE low, MASTER mode)	t_{isclk1}	5	-	50	ns
ICLKD falling to L/R edge (CMODE high, MASTER mode)	t_{ilr2}	5	-	50	ns
ICLKD falling to FSYNC edge (CMODE high, MASTER mode)	t_{ifs2}	5	-	50	ns
ICLKD falling to SCLK edge (CMODE high, MASTER mode)	t_{isclk2}	5	-	50	ns
SCLK falling to SDATA valid (MASTER mode)	t_{sdo}	0	-	50	ns
SCLK duty cycle (MASTER mode)		40	50	60	%
SCLK falling to L/R (MASTER mode)	t_{mslr}	-20	-	20	ns
SCLK falling to FSYNC (MASTER mode)	t_{msfs}	-20	-	20	ns
SCLK Period (SLAVE mode)	t_{sclkw}	155	-	-	ns
SCLK Pulse Width Low (SLAVE mode)	t_{sclkl}	60	-	-	ns
SCLK Pulse Width High (SLAVE mode)	t_{sclkh}	60	-	-	ns
SCLK falling to SDATA valid (SLAVE mode)	t_{dss}	-	-	50	ns
L/R edge to MSB valid (SLAVE mode)	t_{lrdss}	-	-	50	ns
Rising SCLK to L/R edge delay (SLAVE mode)	t_{slr1}	30	-	-	ns
L/R edge to rising SCLK setup time (SLAVE mode)	t_{slr2}	30	-	-	ns
Rising SCLK to rising FSYNC delay (SLAVE mode)	t_{sfs1}	30	-	-	ns
Rising FSYNC to rising SCLK setup time (SLAVE mode)	t_{sfs2}	30	-	-	ns
DPD pulse width	t_{pdw}	2 x t_{clkw}	-	-	ns
DPD rising to DCAL rising	t_{pcr}	-	-	50	ns
DPD falling to DCAL falling (OWR = Output Word Rate)	t_{pcf}		4096		1/OWR

Notes: 3. ICLKD rising or falling depends on DPD to L/R timing (see Figure 2).

ICLKD to Outputs Propagation Delays (CMODE low)

ICLKD to Outputs Propagation Delays (CMODE high)


SCLK to SDATA, L/R̄ & FSYNC - MASTER Mode

Power Down & Calibration Timing

SCLK to L/R̄ & SDATA - SLAVE mode, FSYNC high

FSYNC to SCLK - SLAVE Mode, FSYNC Controlled.

RECOMMENDED OPERATING CONDITIONS

(AGND, DGND = 0V, all voltages with respect to ground.)

Parameter		Symbol	Min	Typ	Max	Units
DC Power Supplies:	Positive Digital	VD+	4.75	5.0	5.25	V
	Positive Logic	VL+	4.75	5.0	5.25	V
	Positive Analog	VA+	4.75	5.0	5.25	V
	Negative Analog	VA-	-4.75	-5.0	-5.25	V
	IVA+ - VD+I	-	-	-	0.4	V

Figure 1. Typical Connection Diagram

GENERAL DESCRIPTION

The CS5389 is an 18-bit, stereo A/D converter designed specifically for stereo digital audio applications. The device uses two one-bit delta-sigma modulators which simultaneously sample the analog input signals at a 64 X sampling rate. The resulting serial bit streams are digitally filtered, yielding pairs of 18-bit values. This technique yields nearly ideal conversion performance independent of input frequency and amplitude. The converter does not require difficult-to-design or expensive anti-alias filters and it does not require external sample-and-hold amplifiers or voltage references.

On-chip voltage references provide for a differential input signal range of ± 14.72 volts. Any offset is internally calibrated out during a power-up self-calibration cycle. Output data is available in serial form, coded as 2's complement 18-bit numbers. Typical power consumption of only 550 mW can be further reduced by use of the power-down mode.

For more information on delta-sigma modulation techniques see the references at the end of this data sheet.

SYSTEM DESIGN

Very few external components are required to support the ADC. Normal power supply decoupling components, voltage reference bypass capacitors and a single resistor and capacitor on each input for anti-aliasing are all that's required, as shown in Figure 1.

Master Clock Input

The master input clock (ICLKD) into the ADC runs the digital filter and is used to generate the modulator sampling clock. The required ICLKD frequency is determined by the desired Output Word Rate (OWR) and the setting of the CMODE pin. CMODE high will set the ICLKD frequency to 384 X OWR, while CMODE low will set the ICLKD frequency to 256 X OWR. Table 1 shows some common clock frequencies. The digital output clock (OCLKD) is always equal to 128 X OWR. OCLKD should be connected to ICLKA, which controls the input sample rate.

The phase alignment between ICLKD and OCLKD is determined as follows: when CMODE is low, ICLKD is divided by 2 to generate OCLKD. The phase relationship between ICLKD and OCLKD is always the same and is shown in the Switching Characteristics Timing Diagrams. When CMODE is high, OCLKD is ICLKD di-

L/R (kHz)	CMODE	ICLKD (MHz)	OCLKD/ ICLKA (MHz)	SCLK (MHz)
32	low	8.192	4.096	2.048
32	high	12.288	4.096	2.048
44.1	low	11.2896	5.6448	2.8224
44.1	high	16.9344	5.6448	2.8224
48	low	12.288	6.144	3.072
48	high	18.432	6.144	3.072

Table 1. Common Clock Frequencies

vided by 3. There are two possible phase relationships between ICLKD and OCLKD, which depend on the start-up timing between DPD and L/R, shown in Figure 2.


```
             0  1  2  3  4  5  6  7
ICLKD   ⎍⎍⎍⎍⎍⎍⎍⎍⎍⎍⎍⎍⎍⎍⎍⎍
Input

DPD     ‾⎍*⎤_____
Input      *

L/ R    1    **  ▨▨
Input

OCLKD   1 _____⎤__⎤__
Output

L/ R    2       ***   ⎤‾‾‾‾‾
Input

OCLKD   2 _____⎤__⎤
Output
```

*   DPD low is recognized on the next ICLKD rising edge (#0)
** L/R rising before ICLKD rising #2 causes OCLKD -1
*** L/R rising after ICLKD rising #2 causes OCLKD - 2

Figure 2. ICLKD to OCLKD Timing with CMODE high (384XOWR)

Serial Data Interface

MASTER mode and SLAVE mode are the 2 primary modes of operation for the serial data output interface.

Master Mode

SCLK, L/R and FSYNC are outputs derived from ICLKD in Master mode, Figure 3. Notice the one SCLK cycle delay between L/R edges, SDATA and FSYNC. FSYNC brackets the 16 most significant data bits.

Slave Mode

L/R, FSYNC and SCLK become inputs in SLAVE mode. L/R must be externally derived from ICLKD and be equal to the Output Word Rate. SCLK should be equal to 64 X OWR though other frequencies are possible but may degrade system performance due to interference

effects. FSYNC may be high or used to control SDATA. With FSYNC high, data bits are clocked out via the SDATA pin using the SCLK and L/R inputs. The falling edge of SCLK causes the ADC to output each bit, except the MSB, which is clocked out by the L/R edge, as shown in Figure 4.

SCLK is ignored with FSYNC low and only the MSB is clocked out after the L/R edge in SLAVE mode / FSYNC controlled as shown in Figure 5. Bringing FSYNC high will enable SCLK to clock data out. This feature is particularly useful to multiplex multiple channels.

Certain serial modes align well with various interface requirements. A CS5389 in MASTER mode, with an inverted L/R signal, generates I^2S (Philips) compatible timing. A CS5389 (with an inverted SCLK) in SLAVE mode emulates a CS5326 style interface and also links to a DSP56000 in network mode.

The serial nature of the output data results in the left and right data words being read at different times. However, the words within an L/R cycle represent simultaneously sampled analog inputs.

Analog Connections

Figure 1 shows the analog input connections. The analog inputs are presented differentially to the modulators via the AINR+, AINR- and AINL+, AINL- pins. Each analog input will accept a maximum of 7.36 Vpp. The + and - input signals are 180° out of phase resulting in a differential input voltage of 14.72 Vpp. Figure 6 shows the input signal levels for full scale.

The analog modulator samples the input at 3.072 MHz (64 x Fs) for an output word rate of 48 kHz. The digital filter will reject signals between 22 kHz and 3.072 MHz - 22 kHz. However, there is no rejection for input signals which are (n x 3.072 MHz) +/- 22 kHz, where n = 0,1,2,... A 39 Ω resistor in series with the ana-

Figure 3. Data Output Timing - MASTER mode

Figure 4. Data Output Timing - SLAVE Mode, FSYNC high

* Rising FSYNC enables SCLK to clock out SDATA

** Falling FSYNC stops SCLK from clocking out SDATA

**Figure 5. Data Output Timing - SLAVE Mode, FSYNC controlled**

Full Scale Input level= (AIN+) - (AIN-)= 14.72 Vpp

Figure 6. Full Scale Input Voltage

log input and a 6.8 nF NPO or COG capacitor between the inputs will attenuate any noise energy at 3.072 MHz, in addition to providing the optimum source impedance for the modulators. The use of capacitors which have a large voltage coefficient (such as general purpose ceramics) must be avoided since these can degrade signal linearity. If active circuitry precedes the ADC, it is recommended that the above RC filter is placed between the active circuitry and the AINR and AINL pins. The above example frequencies scale linearly with output word rate.

The on-chip voltage references are available at the VREF+ and VREF- pins for the purpose of decoupling only. The circuit traces attached to these pins must be minimal in length and no load current may be taken from VREF+ or VREF-. The recommended decoupling scheme, Figure 1, is a 100 µF electrolytic capacitor across VREF+ and VREF- and two 0.22 µF ceramic capacitors connected from VREF+ to GND and VREF- to GND.

Power-Down and Offset Calibration

APD and DPD are the analog and digital power-down pins. When high, they place the analog and digital sections in the power-down mode wherein typical power consumption drops to 1.5 mW.

Bringing DPD low exits power-down and initiates an offset calibration cycle. During the calibration cycle, the digital section measures the offset of each channel and stores a corresponding value in the calibration registers. This value is subtracted from future conversions to produce an offset free conversion. The calibration inputs are obtained from the analog input pins (ACAL low) or AGND (ACAL high).

The offsets generated by the input circuitry are included when calibration is performed using the analog input pins (ACAL low). DCAL should be used to control a multiplexer which grounds the user's front-end in this mode. The DCAL output will remain high for 4096 L/R clock cycles during calibration as shown in Figure 7.

A delay of approximately 50 output words will occur following calibration for the digital filter to begin accurately tracking audio band signals.

Power-up Considerations

Upon initial application of power to the supply pins, the data in the calibration registers will be indeterminate. A calibration cycle should always be initiated after application of power to replace potentially large values of data in these registers with the correct values.


Figure 7. Initial Calibration Cycle Timing

The modulators settle in a matter of microseconds after the analog section is powered, either through the application of power or by exiting the power-down mode. The voltage reference will take a much longer time to reach a final value due to the presence of external capacitance on the VREF+ and VREF- pins. A time delay of approximately 10 ms/μF is required between APD going low and DPD going low to allow for VREF settling. The typical connection diagram of Figure 1 requires a 1 second delay.

APD should be tied to AGND if the analog power down feature is not required. When using the analog power down feature, DPD and APD may be tied together if the capacitor across VREF+ and VREF- is not greater than 10 μF. Figure 17 shows that a slight increase in distortion will result for signals below 1 kHz and within 6 dB of fullscale due to less than optimum VREF decoupling. Figure 17 demonstrates this effect at a -4 dB input level.

Grounding and Power Supply Decoupling

As with any high resolution converter, the ADC requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. Figure 1 shows the recommended power arrangements, with VA+, VA- and VL+ connected to a clean ± 5 V supply. VD+, which powers the digital filter, may be run from the system +5V logic supply, provided that it is not excessively noisy (< ± 50 mV pk-to-pk). Alternatively, VD+ may be powered from VA+ via a ferrite bead. In this case, no additional devices should be powered from VD+. Analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the ADC as possible, with the low value ceramic capacitor being nearest.

The printed circuit board layout should have separate analog and digital regions and ground planes, with the ADC straddling the boundary. All signals, especially clocks, should be kept away from the VREF+ and VREF- pins in order to avoid unwanted coupling into the modulators. The VREF+ and VREF- decoupling capacitors, particularly the 0.22 μF, must be positioned to minimize the electrical path from VREF+ and VREF- to Pin 1, AGND. The CDB5389 evaluation board is available which demonstrates the optimum layout and power supply arrangements, as well as allowing fast evaluation of the ADC.

To minimize digital noise, connect the ADC digital outputs only to CMOS inputs.

Synchronization of Multiple CS5389

In systems where multiple ADC's are required, care must be taken to insure that the ADC internal clocks are synchronized between converters to insure simultaneous sampling. In the absence of this synchronization, the sampling difference could be one ICLKD period which is typically 81.4 nsec for a 48 kHz sample rate.

SLAVE MODE

Synchronous sampling in the slave mode is achieved by connecting all DPD pins to a single control signal and supplying the same ICLKD and L/R to all converters.

MASTER MODE

The internal counters of the CS5389 are reset during DPD/APD high and will start simultaneously by insuring that the release of DPD for all converters is internally latched on the same rising edge of ICLKD. This can be achieved by connecting all DPD pins to the same control signal and insuring that the DPD falling edge occurs outside a ±30 ns window either side of an ICLKD rising edge.

PERFORMANCE

Digital Filter

Figures 8 and 9 show the performance of the digital filter included in the ADC. All the plots assume an output word rate of 48 kHz. The filter frequency response will scale precisely with changes in output word rate. The passband ripple is flat to ± 0.01 dB maximum. Stopband rejection is greater than 80 dB. Figure 10 is an expanded view of the transition band.


**Figure 9. CS5389 Digital Filter Passband Ripple**

**Figure 8. CS5389 Digital Filter Stopband Rejection**

Figure 10. CS5389 Digital Filter Transition Band

Performance Measurements

All the following performance measurements were taken using an Audio Precision System One Dual Domain tester. The CS5389 was in a CDB5389 evaluation board, running at 48 kHz word rate and interfaced to the System One via the AES/EBU input using a CS8402 AES/EBU transmitter.

Figure 11. Frequency Response

Figure 11 shows the CS5389 frequency response.

Figure 12. Noise Floor

Figure 12 shows the noise floor with zero input signal level. A 16 K point FFT was used.

Figure 13. 1 kHz, -100 dB input FFT

Figure 13 shows a 1 kHz, -100 dB input signal FFT plot. Notice the lack of harmonic distortion components. This is a direct result of the perfect differential non-linearity of the delta-sigma architecture

Figure 14. THD+N vs Input level at 1 kHz

Figure 14 shows the THD+N versus input level at 1 kHz. This plot indicates a dynamic range of 104 dB, with a small increase in distortion with a full scale input.

CRYSTAL THDNFREQ   FLVL2(dBFS) vs FREQ(Hz)

Figure 15. THD+N vs Frequency at -10 dB

Figure 15 shows THD+N versus frequency at -10 dB input. This indicates a value of 101 dB, with minor degradation at high frequency.

CRYSTAL ADLIN   FLVL2(dBFS) vs AMPL(dBr)

Figure 16. Output level Error vs. Input level at 500 Hz

Figure 16 shows the linearity of the CS5389. The input signal is at 500 Hz and is varied from 0 dB (full scale) to -140 dB. At each input level, the output level is measured and compared to the perfect value. Any deviation is plotted as a devia-tion away from 0 dB. Notice the close conformance to perfect linearity, until the noise starts to influence the readings at about -120 dB.

CRYSTALCAPDIST   F_LVL2(dBFS)   vs FREQ(Hz)

Figure 17. THD+N vs. FREQ at -4 dB
10 µF and 100 µF VREF Decoupling

Figure 17 demonstrates the effects of VREF de-coupling at a -4 dB input level.

PIN DESCRIPTIONS

ANALOG GROUND	**AGND**	1	28 **VREF+**	VOLTAGE REFERENCE OUTPUT+
ANALOG POWER DOWN INPUT	**APD**	2	27 **VREF-**	VOLTAGE REFERENCE OUTPUT-
LEFT CHANNEL ANALOG INPUT+	**AINL+**	3	26 **AINR+**	RIGHT CHANNEL ANALOG INPUT+
LEFT CHANNEL ANALOG INPUT-	**AINL-**	4	25 **AINR-**	RIGHT CHANNEL ANALOG INPUT-
ANALOG CALIBRATE INPUT	**ACAL**	5	24 **VA-**	NEGATIVE ANALOG POWER
ANALOG SECTION LOGIC GROUND	**LGND**	6	23 **VA+**	POSITIVE ANALOG POWER
ANALOG SECTION LOGIC POWER	**VL+**	7	22 **ICLKA**	ANALOG SECTION CLOCK INPUT
TEST OUTPUT	**TSTO1**	8	21 **TSTO2**	TEST OUTPUT
DIGITAL CALIBRATE OUTPUT	**DCAL**	9	20 **OCLKD**	DIGITAL SECTION OUTPUT
DIGITAL POWER DOWN INPUT	**DPD**	10	19 **ICLKD**	DIGITAL SECTION CLOCK INPUT
SELECT CLOCK MODE	**CMODE**	11	18 **DGND**	DIGITAL GROUND
SELECT SERIAL I/O MODE	**SMODE**	12	17 **VD+**	DIGITAL SECTION POSITIVE POWER
LEFT/RIGHT SELECT	**L/R**	13	16 **FSYNC**	FRAME SYNC SIGNAL
SERIAL DATA CLOCK	**SCLK**	14	15 **SDATA**	SERIAL DATA OUTPUT

3

Power Supply Connections

VA+ - Positive Analog Power, PIN 23.
Positive analog supply. Nominally +5 volts.

VL+ - Positive Logic Power, PIN 7.
Positive logic supply for the analog section. Nominally +5 volts.

VA- - Negative Analog Power, PIN 24.
Negative analog supply. Nominally -5 volts.

AGND - Analog Ground, PIN 1.
Analog ground reference.

LGND - Logic Ground, PIN 6.
Ground for the logic portions of the analog section.

VD+ - Positive Digital Power, PIN 17.
Positive supply for the digital section. Nominally +5 volts.

DGND - Digital Ground, PIN 18.
Digital ground for the digital section.

Analog Inputs

AINR-, AINR+ - Differential Right Channel Analog Inputs, PINS 25, 26
Analog input connections for the right channel differential inputs. Nominally 14.72 Vpp (differential) for full scale.

AINL+, AINL- - Differential Left Channel Analog Inputs, PINS 3,4.

Analog input connections for the right channel differential inputs. Nominally 14.72 Vpp (differential) for full scale.

Analog Outputs

VREF-, VREF+ - Voltage Reference Outputs, PINS 27,28.

Nominally +3.68 volts (VREF+) and -3.68 volts (VREF-) volts. Note the negative output polarity on VREF-. See Figure 1 for recommended capacitive decoupling.

Digital Inputs

ICLKA - Analog Section Input Clock, PIN 22.

This clock is internally divided by 2 to set the modulators' sample rate. Sampling rates, output rates, and digital filter characteristics scale to ICLKA frequency. ICLKA frequency is 128 X the output word rate. For example, 6.144 MHz ICLKA corresponds to an output word rate of 48 kHz per channel. Normally connected to OCLKD.

ICLKD - Digital Section Input Clock, PIN 19.

ICLKD clocks the digital filter and is the source for modulator sampling clock, OCKLD. The required ICLKD frequency is determined by the desired output word rate and the CMODE pin. If CMODE is low, ICLKD is 256 X the desired output word rate. If CMODE is high, ICLKD is 384 X the output word rate. For example, with CMODE low, ICLKD is 12.288 MHz for an output word rate of 48 kHz.

APD - Analog Power Down, PIN 2.

Analog section power-down command. When high, the analog circuitry is in power-down mode. APD is normally connected to DPD when using the power down feature. APD should be connected to AGND if analog power-down is not used.

DPD - Digital Power Down, PIN 10.

Digital section power-down command. Bringing DPD high puts the digital section into power-down mode. Upon returning low, the ADC starts an offset calibration cycle. This takes 4096 L/R periods (85.33 ms with a 12.288 MHz ICLKD). DCAL is high during the calibrate cycle and goes low upon completion. DPD is normally connected to APD when using the power down feature. A calibration cycle should always be initiated after applying power to the supply pins.

ACAL - Analog Calibrate, PIN 5.

Analog section calibration command. When high, causes the left and right channel modulator inputs to be internally connected to AGND respectively. Should be connected to DCAL.

CMODE - Clock Mode Select, PIN 11.

CMODE should be tied low to select an ICLKD frequency of 256 X the output word rate. CMODE should be tied high to select an ICLKD frequency of 384 X the output word rate.

SMODE - Serial Interface Mode Select, PIN 12.

SMODE should be tied high to select the serial interface master mode. SCLK, FSYNC and L/R̄ are outputs generated by internal dividers operating from ICLKD. SMODE should be tied low to select serial interface slave mode, where SCLK, FSYNC and L/R̄ are all inputs. In slave mode, L/R̄, FSYNC and SCLK need to be derived from ICLKD using external dividers.

Digital Outputs

SDATA - Serial Data Output, PIN 15.

Audio data bits are presented MSB first, in 2's complement format.

DCAL - Digital Calibrate Output, PIN 9.

DCAL rises immediately upon entering the power-down state (DPD brought high). It returns low 4096 L/R̄ periods after leaving the power down state (DPD brought low), indicating the end of the offset calibration cycle (which = 85.33 ms with a 12.288 MHz ICLKD). May be connected to ACAL.

OCLKD - Digital Section Output Clock, PIN 20.

OCLKD is always 128 X the output word rate. Normally connected to ICLKA.

Digital Inputs or Outputs

SCLK - Serial Data Clock, PIN 14.

Data is clocked out on the falling edge of SCLK.

In master mode (SMODE high), SCLK is a continuous output clock at 64 X the output word rate.

In slave mode (SMODE low), SCLK is an input, which requires a continuously supplied clock at any frequency from 32 X to 128 X the output word rate (64 X is preferred). When FSYNC is high, SCLK clocks out serial data, except for the MSB which appears on SDATA when L/R̄ changes.

L/R̄ - Left/Right Select, PIN 13.

In master mode (SMODE high), L/R̄ is an output whose frequency is at the output word rate. L/R̄ edges occur 1 SCLK cycle before FSYNC rises. When L/R̄ is high, left channel data is on SDATA, except for the first SCLK cycle. When L/R̄ is low, right channel data is on SDATA, except for the first SCLK cycle. The MSB data bit appears on SDATA one SCLK cycle after L/R̄ changes.

In slave mode (SMODE low), L/R̄ is an input which selects the left or right channel for output on SDATA. The rising edge of L/R̄ starts the MSB of the left channel data. L/R̄ frequency must be equal to the output word rate.

Although the outputs of each channel are transmitted at different times, the two words in an L/R̄ cycle represent simultaneously sampled analog inputs.

FSYNC - Frame Synchronization Signal, PIN 16.

In master mode (SMODE high), FSYNC is an output which goes high coincident with the start of the first SDATA bit (MSB) and falls low immediately after the sixteenth SDATA audio data bit .

In slave mode (SMODE low), FSYNC is an input which controls the clocking out of the data bits on SDATA. FSYNC is normally tied high, which causes the data bits to be clocked out immediately following L/R transitions. If it is desired to delay the data bits from the L/R edge, then FSYNC must be low during the delay period. Bringing FSYNC high will then enable the clocking out of the SDATA bits. Note that the MSB will be clocked out based on the L/R edge, independent of the state of FSYNC.

Miscellaneous

TSTO1, TSTO2 - Test Output, PINS 8, 21.

These two pins are bonded out for factory test outputs. They must not be connected to any external component or any length of PC trace.

PARAMETER DEFINITIONS

Resolution - The total number of possible output codes is equal to 2^N, where N = the number of bits in the output word for each channel.

Dynamic Range - Full scale (rms) signal to broadband noise ratio. The broadband noise is measured over the specified bandwidth, and with an input signal 60dB below full-scale.

3

Total Harmonic Distortion plus Noise - The ratio of the rms sum of all spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), excluding signal, to the rms value of the signal.

Total Harmonic Distortion - The ratio of the rms sum of all harmonics up to 20 kHz to the rms value of the signal.

Interchannel Phase Deviation - The difference between the left and right channel sampling times.

Interchannel Isolation - A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with the input under test grounded and a full-scale signal applied to the other channel. Units in decibels.

Interchannel Gain Mismatch - The gain difference between left and right channels. Units in decibels.

Gain Error - The deviation of the gain value from the typical number given in the analog specifications table.

Gain Drift - The change in gain value with temperature. Units in ppm/°C.

Bipolar Offset Error - The deviation of the mid-scale transition (111...111 to 000...000) from the ideal.   (1/2 LSB below AGND). Units in LSBs.

REFERENCES - All, except 1), are reprinted in this data book.

1) "A Fifth-Order Delta-Sigma Modulator with 110 dB Audio Dynamic Range" by I. Fujimori, K. Hamashita and E.J. Swanson. Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992.

2) "A Stereo 16-bit Delta-Sigma A/D Converter for Digital Audio" by D.R. Welland, B.P. Del Signore, E.J. Swanson, T. Tanaka, K. Hamashita, S. Hara, K. Takasuka. Paper presented at the 85th Convention of the Audio Engineering Society, November 1988.

3) " The Effects of Sampling Clock Jitter on Nyquist Sampling Analog-to-Digital Converters, and on Oversampling Delta Sigma ADC's" by Steven Harris. Paper presented at the 87th Convention of the Audio Engineering Society, October 1989.

4) " An 18-Bit Dual-Channel Oversampling Delta-Sigma A/D Converter, with 19-Bit Mono Application Example" by Clif Sanchez. Paper presented at the 87th Convention of the Audio Engineering Society, October 1989.